{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T05:12:24Z","timestamp":1739164344972,"version":"3.37.0"},"publisher-location":"Dordrecht","reference-count":24,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9781402097133"},{"type":"electronic","value":"9781402097140"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-1-4020-9714-0_19","type":"book-chapter","created":{"date-parts":[[2009,5,22]],"date-time":"2009-05-22T13:44:14Z","timestamp":1242999854000},"page":"291-307","source":"Crossref","is-referenced-by-count":0,"title":["Design of Communication Infrastructures for\u00a0Reconfigurable Systems"],"prefix":"10.1007","author":[{"given":"Alessandro","family":"Meroni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Bruschi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"8","key":"19_CR1","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/MCOM.2002.1024422","volume":"40","author":"I. Akyildiz","year":"2002","unstructured":"I. Akyildiz, W. Su, Y. Sankarasubramaniam, and E. Cayirci. A survey on sensor networks. IEEE Communications Magazine, 40(8):102\u2013114, 2002.","journal-title":"IEEE Communications Magazine"},{"key":"19_CR2","unstructured":"AutomotiveDesignLine. http:\/\/automotivedesignline.com\/ ."},{"issue":"1","key":"19_CR3","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. Computer, 35(1):70\u201378, 2002.","journal-title":"Computer"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"J. Chan and S. Parameswaran. Nocgen: a\u00a0template based reuse methodology for networks on chip architecture. In Proceedings of 17th International Conference on VLSI Design, 717\u2013720, 2004.","DOI":"10.1109\/ICVD.2004.1261011"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra. Spidergon: a novel on-chip communication network. In: SOC 2004: Proceedings of International Symposium on System-on-Chip, Tampere, Finland, page 15, November 2004.","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"19_CR6","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1145\/378239.379048","volume-title":"DAC \u201901: Proceedings of the 38th Conference on Design Automation","author":"W.J. Dally","year":"2001","unstructured":"W.J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In DAC \u201901: Proceedings of the 38th Conference on Design Automation, pages 684\u2013689. Assoc. Comput. Mach., New York, 2001."},{"key":"19_CR7","volume-title":"Early Access Partial Reconfiguration Guide","author":"EAPR Xilinx","year":"2006","unstructured":"EAPR Xilinx. Early Access Partial Reconfiguration Guide. Xilinx Inc., San Jose, 2006."},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"G.\u00a0Fen, W.\u00a0Ning, and W.\u00a0Qi. Simulation and performance evaluation for network on chip design using opnet. In: TENCON 2007\u20142007 IEEE Region 10th Conference, pages 1\u20134, 2007.","DOI":"10.1109\/TENCON.2007.4428942"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"J. Gonz\u00e1lez G\u00f3mez, E. Aguayo, and E. Boemo. Locomotion of a modular worm-like robot using a FPGA-based embedded microblaze soft-processor. In CLAWAR, CSIC, pages 3397\u20133402, September 2004.","DOI":"10.1007\/3-540-29461-9_85"},{"key":"19_CR10","unstructured":"HighPerformanceComputingArchitectures. http:\/\/www.hpcwire.com\/hpc\/1578042.html ."},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"H. Jung, M. Tambe, and S. Kulkarni. A dynamic distributed constraint satisfaction approach to resource allocation. In Principles and Practice of Constraint Programming, pages 324\u2013331, 2001.","DOI":"10.1145\/375735.376322"},{"issue":"3","key":"19_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1255456.1255460","volume":"12","author":"H.G. Lee","year":"2007","unstructured":"H.G. Lee, N. Chang, U.Y. Ogras, and R. Marculescu. On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Transactions on Design Automation of Electronic Systems, 12(3):1\u201320, 2007.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"A. Meroni, V. Rana, M. Santambrogio, and D. Sciuto. A requirements-driven reconfigurable SoC communication infrastructure design flow. In 4th IEEE International Symposium on Electronic Design, Test & Applications, DELTA08, 2008.","DOI":"10.1109\/DELTA.2008.127"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"M. Moadeli, A. Shahrabi, W. Vanderbauwhede, and M. Ould-Khaoua. An analytical performance model for the spidergon NoC. In 21st International Conference on Advanced Information Networking and Applications, AINA \u201907, pages 1014\u20131021, 21\u201323 May 2007.","DOI":"10.1109\/AINA.2007.31"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"F. Moraes. Hermes: an infrastructure for low area overhead packet-switching networks on chip. 2004.","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"19_CR16","unstructured":"OSCI. SystemC documentation (Last Check March 2008). http:\/\/www.systemc.org . Open SystemC Iniative OSCI, 2007."},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"L. Ost, A. Mello, J. Palma, F. Moraes, and N. Calazans. Maia\u2014a\u00a0framework for networks on chip generation and verification. In Proceedings of the Design Automation Conference, ASP-DAC 2005, volume\u00a01, pages 49\u201352, 18\u201321 January 2005.","DOI":"10.1145\/1120725.1120741"},{"issue":"8","key":"19_CR18","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"P.P. Pande","year":"2005","unstructured":"P.P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers, 54(8):1025\u20131040, 2005.","journal-title":"IEEE Transactions on Computers"},{"key":"19_CR19","doi-asserted-by":"crossref","unstructured":"V. Rana, M.D. Santambrogio, and D. Sciuto. Dynamic reconfigurability in embedded system design. In IEEE International Symposium on Circuits and Systems, pages 2734\u20132737, May 2007.","DOI":"10.1109\/ISCAS.2007.378618"},{"issue":"2","key":"19_CR20","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1145\/1148015.1148017","volume":"2","author":"F. Su","year":"2006","unstructured":"F. Su and K. Chakrabarty. Yield enhancement of reconfigurable microfluidics-based biochips using interstitial redundancy. ACM Journal on Emerging Technologies in Computing Systems, 2(2):104\u2013128, 2006.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"19_CR21","unstructured":"A. Vargas. Omnet++. http:\/\/www.omnetpp.org , 2007."},{"key":"19_CR22","doi-asserted-by":"crossref","unstructured":"P.T. Wolkotte, P.K.F. Holzenspies, and G.J.M. Smit. Fast, accurate and detailed NoC simulations. In First International Symposium on Networks-on-Chip, NOCS 2007, pages 323\u2013332, 7\u20139 May 2007.","DOI":"10.1109\/NOCS.2007.18"},{"key":"19_CR23","unstructured":"Xilinx. Xilinx market solutions. http:\/\/www.xilinx.com\/esp\/ ."},{"key":"19_CR24","doi-asserted-by":"crossref","unstructured":"M. Yokoo, E.H. Durfee, T. Ishida, and K. Kuwabara. Distributed constraint satisfaction for formalizing distributed problem solving. In International Conference on Distributed Computing Systems, pages 614\u2013621, 1992.","DOI":"10.1109\/ICDCS.1992.235101"}],"container-title":["Lecture Notes in Electrical Engineering","Languages for Embedded Systems and their Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4020-9714-0_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T17:26:10Z","timestamp":1739121970000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4020-9714-0_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9781402097133","9781402097140"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-1-4020-9714-0_19","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2009]]}}}