{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:35:58Z","timestamp":1725532558924},"publisher-location":"Dordrecht","reference-count":22,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9781402097133"},{"type":"electronic","value":"9781402097140"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-1-4020-9714-0_9","type":"book-chapter","created":{"date-parts":[[2009,5,22]],"date-time":"2009-05-22T13:44:14Z","timestamp":1242999854000},"page":"131-147","source":"Crossref","is-referenced-by-count":2,"title":["Application Workload and SystemC Platform Modeling for Performance Evaluation"],"prefix":"10.1007","author":[{"given":"Jari","family":"Kreku","sequence":"first","affiliation":[]},{"given":"Mika","family":"Hoppari","sequence":"additional","affiliation":[]},{"given":"Tuomo","family":"Kestil\u00e4","sequence":"additional","affiliation":[]},{"given":"Yang","family":"Qu","sequence":"additional","affiliation":[]},{"given":"Juha-Pekka","family":"Soininen","sequence":"additional","affiliation":[]},{"given":"Kari","family":"Tiensyrj\u00e4","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"12","key":"9_CR1","doi-asserted-by":"publisher","first-page":"1523","DOI":"10.1109\/43.898830","volume":"19","author":"K. Keutzer","year":"2000","unstructured":"K. Keutzer, A. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1523\u20131543, 2000.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR2","unstructured":"MDA guide version 1.0.1, June 2003, document number: omg\/2003-06-01. Available at http:\/\/www.omg.org\/mda\/ ."},{"key":"9_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6127-9","volume-title":"Hardware-Software Co-Design of Embedded Systems: The Polis Approach","author":"F. Balarin","year":"1997","unstructured":"F.\u00a0Balarin, M.\u00a0Chiodo, P.\u00a0Giusto, H.\u00a0Hsieh, A.\u00a0Jurecska, L.\u00a0Lavagno, C.\u00a0Passerone, A.\u00a0Sangiovanni-Vincentelli, E.\u00a0Sentovich, K.\u00a0Suzuki, and B.\u00a0Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic, Dordrecht, 1997."},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"R. Suoranta, New directions in mobile device architectures. In The 9th Euromicro Conference on Digital System Design (DSD\u201906), 2006.","DOI":"10.1109\/DSD.2006.70"},{"key":"9_CR5","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1007\/978-1-4020-6149-3_17","volume-title":"Advances in Design and Specification Languages for Embedded Systems","author":"K. Kronl\u00f6f","year":"2007","unstructured":"K.\u00a0Kronl\u00f6f, S.\u00a0Kontinen, I.\u00a0Oliver, and T.\u00a0Eriksson. A method for mobile terminal platform architecture development. In Advances in Design and Specification Languages for Embedded Systems, pages 285\u2013300. Springer, Dordrecht, 2007."},{"issue":"2","key":"9_CR6","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1049\/iet-cdt:20060031","volume":"1","author":"C. Ykman-Couvreur","year":"2007","unstructured":"C. Ykman-Couvreur, V. Nollet, T. Marescaux, E. Brockmeyer, F. Catthoor, and H. Corporaal, Design-time application mapping and platform exploration for MP-SoC customized run-time management. IET Comput. Digit. Tech., 1(2):120\u2013128, 2007.","journal-title":"IET Comput. Digit. Tech."},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"L. Papadopoulos, S. Mamagkakis, F. Catthoor, and D. Soudris. Application-specific NoC platform design based on system level optimization. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201907), 2007.","DOI":"10.1109\/ISVLSI.2007.26"},{"issue":"2","key":"9_CR8","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1145\/1151074.1151076","volume":"5","author":"J. Xu","year":"2006","unstructured":"J. Xu, W. Wolf, J. Henkel, and S. Chakradhar. A design methodology for application-specific networks-on-chip. ACM Transactions on Embedded Computing Systems, 5(2):263\u2013280, 2006.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"G. Beltrame, D. Sciuto, C. Silvano, P. Paulin, and E. Bensoudane. An application mapping methodology and case study for multi-processor on-chip architectures. In 2006 IFIP International Conference on Very Large Scale Integration, pages 146\u2013151, 16\u201318 October 2006.","DOI":"10.1109\/VLSISOC.2006.313219"},{"issue":"3","key":"9_CR10","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1023\/A:1012231429554","volume":"29","author":"P. Lieverse","year":"2001","unstructured":"P. Lieverse, P. van der Wolf, K. Vissers, and E. Deprettere. A methodology for architecture exploration of heterogeneous signal processing systems. VLSI Signal Processing, 29(3):197\u2013207, 2001.","journal-title":"VLSI Signal Processing"},{"issue":"2","key":"9_CR11","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A. Pimentel","year":"2006","unstructured":"A. Pimentel and C. Erbas. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 55(2):99\u2013112, 2006.","journal-title":"IEEE Transactions on Computers"},{"issue":"2\u20133","key":"9_CR12","first-page":"157","volume":"10","author":"T. Wild","year":"2006","unstructured":"T. Wild, A. Herkersdorf, and G.-Y. Lee. TAPES\u2014Trace-based architecture performance evaluation with SystemC. Design Automation for Embedded Systems, 10(2\u20133):157\u2013179, 2006.","journal-title":"Design Automation for Embedded Systems"},{"issue":"3","key":"9_CR13","doi-asserted-by":"publisher","first-page":"431","DOI":"10.1145\/1080334.1080335","volume":"10","author":"J.M. Paul","year":"2005","unstructured":"J.M. Paul, D.E. Thomas, and A.S. Cassidy. High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors. ACM Transactions on Design Automation of Electronic Systems, 10(3):431\u2013461, 2005.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"9_CR14","unstructured":"Telelogic Tau 3.0 User Guide (December 2006). Telelogic AB, 1998\u00a0pp."},{"key":"9_CR15","unstructured":"Open SystemC Initiative Website. http:\/\/www.systemc.org"},{"key":"9_CR16","doi-asserted-by":"publisher","unstructured":"J. Kreku, M. Hoppari, T. Kestil\u00e4 et\u00a0al. Combining UML2 application and SystemC platform modelling for performance evaluation of real-time embedded systems. EURASIP Journal on Embedded Systems, 2008(3), 2008. doi: 10.1155\/2008\/712329","DOI":"10.1155\/2008\/712329"},{"key":"9_CR17","first-page":"223","volume-title":"Proceedings of Forum on Specification and Design Languages","author":"J. Kreku","year":"2006","unstructured":"J. Kreku, Y. Qu, J.-P. Soininen, and K. Tiensyrj\u00e4. Layered UML workload and SystemC platform models for performance simulation. In Proceedings of Forum on Specification and Design Languages, pages 223\u2013228. ECSI, Gi\u00e8res, 2006."},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"J. Kreku, T. Kauppi, and J.-P. Soininen. Evaluation of platform architecture performance using abstract instruction-level workload models. In International Symposium on System-on-Chip, pages 43\u201348, 2004.","DOI":"10.1109\/ISSOC.2004.1411143"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"J. Kreku, J. Penttil\u00e4, J. Kangas, and J.-P. Soininen. Workload simulation method for evaluation of application feasibility in a mobile multiprocessor platform. In The Euromicro Symposium on Digital System Design, pages 532\u2013539, 2004.","DOI":"10.1109\/DSD.2004.1333322"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"J. Kreku, M. Etel\u00e4per\u00e4, and J.-P. Soininen. Exploitation of UML 2.0-based platform service model and SystemC workload simulation in MPEG-4 partitioning. In International Symposium on System-on-Chip, pages 167\u2013170, 2005.","DOI":"10.1109\/ISSOC.2005.1595669"},{"key":"9_CR21","volume-title":"Proceedings of Forum on Specification and Design Languages","author":"J. Kreku","year":"2007","unstructured":"J. Kreku, M. Hoppari, K. Tiensyrj\u00e4, and P. Andersson. SystemC workload model generation from UML for performance simulation. In Proceedings of Forum on Specification and Design Languages. ECSI, Gi\u00e8res, 2007."},{"key":"9_CR22","volume-title":"Proceedings of Forum on Specification and Design Languages","author":"P. Andersson","year":"2007","unstructured":"P. Andersson and M. H\u00f6st. UML and SystemC\u2014comparison and mapping rules for automatic code generation. In Proceedings of Forum on Specification and Design Languages. ECSI, Gi\u00e8res, 2007."}],"container-title":["Lecture Notes in Electrical Engineering","Languages for Embedded Systems and their Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4020-9714-0_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T22:29:01Z","timestamp":1605652141000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4020-9714-0_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9781402097133","9781402097140"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-1-4020-9714-0_9","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2009]]}}}