{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T10:00:28Z","timestamp":1766484028511,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":47,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441902627"},{"type":"electronic","value":"9781441902634"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-1-4419-0263-4_2","type":"book-chapter","created":{"date-parts":[[2009,9,10]],"date-time":"2009-09-10T15:59:40Z","timestamp":1252598380000},"page":"35-71","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["On-Chip Networks for Multicore Systems"],"prefix":"10.1007","author":[{"given":"Li-Shiuan","family":"Peh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriram","family":"Vangal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,8,3]]},"reference":[{"issue":"2\/3","key":"2_CR1","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1147\/rd.492.0265","volume":"49","author":"N. R. Adiga","year":"2005","unstructured":"N. R. Adiga, M. A. Blumrich, D. Chen, P. Coteus, A. Gara, M. E. Giampapa, P. Heidelberger, S. Singh, B. D. Steinmacher-Burow, T. Takken, M. Tsao, and P. Vranas. Blue Gene\/L torus interconnection network. IBM Journal of Research and Development, 49(2\/3):265\u2013276, 2005.","journal-title":"IBM Journal of Research and Development"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly, R. James, J. Jeong, C. Kenyon, E. Lee, S.-H. Lee, N. Lindert, M. Liu, Z. Ma, T. Marieb, A. Murthy, R. Nagisetty, S. Natarajan, J. Neirynck, A. Ott, C. Parker, J. Sebastian, R. Shaheed, S. Sivakumar, J. Steigerwald, S. Tyagi, C. Weber, B. Woolery, A.Yeoh, K. Zhang, and M. Bohr. A 65\u2009nm Logic Technology Featuring 35\u2009nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57\u2009um2 SRAM Cell. In International Electron Devices Meeting (IEDM), pages 657\u2013660, Dec 2004.","DOI":"10.1109\/IEDM.2004.1419253"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, and M. Reif. TILE64 processor: A 64-core SoC with mesh interconnect. In International Solid State Circuits Conference, Feb 2008.","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"S. Borkar. Thousand core chips: a technology perspective. In Design Automation Conference, pages 746\u2013749, June 2007.","DOI":"10.1145\/1278480.1278667"},{"issue":"7","key":"2_CR5","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.2004.65","volume":"37","author":"D. Burger","year":"2004","unstructured":"D. Burger, S. Keckler, K. McKinley, M. Dahlin, L. John, C. Lin, C. Moore, J. Burrill, R. McDonald, and W. Yoder. Scaling to the End of Silicon with EDGE Architectures. IEEE Computer, 37(7):44\u201355, July 2004.","journal-title":"IEEE Computer"},{"issue":"5","key":"2_CR6","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MM.2007.4378781","volume":"27","author":"M. Butts","year":"2007","unstructured":"M. Butts. Synchronization through communication in a massively parallel processor array. IEEE Micro, 27(5):32\u201340, Sep\/Oct 2007.","journal-title":"IEEE Micro"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"M. F. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. Tam. CMP network-on-chip overlaid with multi-band RF-interconnect. In International Conference on High-Performance Computer Architecture, Feb 2008.","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra. Spidergon: a novel on-chip communication network. In International Symposium on System-on-Chip, page 15, Nov 2004.","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"W. J. Dally. Virtual-channel flow control. In International Symposium of Computer Architecture, pages 60\u201368, May 1990.","DOI":"10.1145\/325096.325115"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"W. J. Dally, A. Chien, S. Fiske, W. Horwat, R. Lethin, M. Noakes, P. Nuth, E. Spertus, D. Wallach, D. S. Wills, A. Chang, and J. Keen. Retrospective: the J-machine. In 25 years of the International Symposium on Computer Architecture (selected papers), pages 54\u201358, 1998.","DOI":"10.1145\/285930.285953"},{"key":"2_CR11","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/BF01660031","volume":"1","author":"W. J. Dally","year":"1986","unstructured":"W. J. Dally and C. L. Seitz. The torus routing chip. Journal of Distributed Computing, 1:187\u2013196, 1986.","journal-title":"Journal of Distributed Computing"},{"key":"2_CR12","volume-title":"Principles and Practices of Interconnection Networks","author":"W. J. Dally","year":"2004","unstructured":"W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers, San Francisco, CA, 2004."},{"key":"2_CR13","volume-title":"Interconnection Networks","author":"J. Duato","year":"2003","unstructured":"J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks. Morgan Kaufmann Publishers, San Francisco, CA, 2003."},{"key":"2_CR14","unstructured":"W. Eatherton. The push of network processing to the top of the pyramid. Keynote speech, International Symposium on Architectures for Networking and Communications Systems."},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"N. Enright-Jerger, L.-S. Peh, and M. Lipasti. Circuit-switched coherence. In International Symposium on Networks-on-Chip, April 2008.","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"2_CR16","unstructured":"M. Galles. Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip. In Hot Interconnects 4, Aug 1996."},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"P. Gratz, B. Grot, and S. Keckler. Regional congestion awareness for load balance in networks-on-chip. In International Conference on High-Performance Computer Architecture, pages 203\u2013214, Feb 2008.","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger. Implementation and Evaluation of On-Chip Network Architectures. In International Conference on Computer Design, pages 477\u2013484, Sep 2006.","DOI":"10.1109\/ICCD.2006.4380859"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"R. Ho, K. Mai, and M. Horowitz. The future of wires. Proceedings of the IEEE, 89(4), Apr 2001.","DOI":"10.1109\/5.920580"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"D. Hopkins, A. Chow, R. Bosnyak, B. Coates, J. Ebergen, S. Fairbanks, J. Gainsley, R. Ho, J. Lexau, F. Liu, T. Ono, J. Schauer, I. Sutherland, and R. Drost. Circuit techniques to enable 430\u2009GB\/s\/mm2 proximity communication. International Solid-State Circuits Conference, pages 368\u2013609, Feb 2007.","DOI":"10.1109\/ISSCC.2007.373447"},{"key":"2_CR21","unstructured":"Infiniband trade organization. http:\/\/www.infinibandta.org\/"},{"issue":"4","key":"2_CR22","first-page":"772","volume":"41","author":"A. P. Jose","year":"2006","unstructured":"A. P. Jose, G. Patounakis, and K. L. Shepard. Pulsed current-mode signaling for nearly speed-of-light intrachip communication. Proceedings of the IEEE, 41(4):772\u2013780, April 2006.","journal-title":"Proceedings of the IEEE"},{"issue":"4\/5","key":"2_CR23","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"J. A. Kahle","year":"2005","unstructured":"J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the cell multiprocessor. IBM Journal of Research and Development, 49(4\/5):589\u2013604, 2005.","journal-title":"IBM Journal of Research and Development"},{"key":"2_CR24","first-page":"267","volume":"3","author":"P. Kermani","year":"1979","unstructured":"P. Kermani and L. Kleinrock. Virtual cut-through: A new computer communication switching technique. Computer Networks, 3:267\u2013286, 1979.","journal-title":"Computer Networks"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"B. Kim and V. Stojanovic. Equalized interconnects for on-chip networks: Modeling and optimization framework. In International Conference on Computer-Aided Design, pages 552\u2013559, November 2007.","DOI":"10.1109\/ICCAD.2007.4397323"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"J. Kim, J. Balfour, and W. J. Dally. Flattened butterfly topology for on-chip networks. In International Symposium on Microarchitecture, pages 172\u2013182, December 2007.","DOI":"10.1109\/MICRO.2007.29"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"J. Kim, C. A. Nicopoulos, D. Park, N. Vijaykrishnan, M. S. Yousif, and C. R. Das. A gracefully degrading and energy-efficient modular router architecture for on-chip networks. In International Symposium on Computer Architecture, pages 4\u201315, June 2006.","DOI":"10.1145\/1150019.1136487"},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A. Watkins, and D. H. Albonesi. Leveraging optical technology in future bus-based chip multiprocessors. In International Symposium on Microarchitecture, pages 492\u2013503, December 2006.","DOI":"10.1109\/MICRO.2006.28"},{"issue":"2","key":"2_CR29","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2):21\u201329, March\/April 2005.","journal-title":"IEEE Micro"},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: Towards the ideal interconnection fabric. In International Symposium on Computer Architecture, pages 150\u2013161, June 2007.","DOI":"10.1145\/1273440.1250681"},{"issue":"1","key":"2_CR31","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/40.988687","volume":"22","author":"S. S. Mukherjee","year":"2002","unstructured":"S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb. The Alpha 21364 network architecture. IEEE Micro, 22(1):26\u201335, Jan\/Feb 2002.","journal-title":"IEEE Micro"},{"key":"2_CR32","doi-asserted-by":"crossref","unstructured":"R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In International Symposium on Computer Architecture, pages 188\u2013197, June 2004.","DOI":"10.1145\/1028176.1006717"},{"key":"2_CR33","doi-asserted-by":"crossref","unstructured":"C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In International Symposium on Microarchitecture, pages 333\u2013346, December 2006.","DOI":"10.1109\/MICRO.2006.50"},{"issue":"5","key":"2_CR34","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/MM.2007.4378787","volume":"27","author":"J. D. Owens","year":"2007","unstructured":"J. D. Owens, W. J. Dally, R. Ho, D. N. J. Jayasimha, S. W. Keckler, and L.-S. Peh. Research challenges for on-chip interconnection networks. IEEE Micro, 27(5):96\u2013108, Sep\/Oct 2007.","journal-title":"IEEE Micro"},{"key":"2_CR35","unstructured":"L.-S. Peh and W. J. Dally. Flit-reservation flow control. In International Symposium on High-Performance Computer Architecture, pages 73\u201384, Jan 2000."},{"key":"2_CR36","doi-asserted-by":"crossref","unstructured":"L.-S. Peh and W. J. Dally. A delay model and speculative architecture for pipelined routers. In International Conference on High-Performance Computer Architecture, pages 255\u2013266, January 2001.","DOI":"10.1109\/HPCA.2001.903268"},{"key":"2_CR37","doi-asserted-by":"crossref","unstructured":"K. Sankaralingam, R. Nagarajan, P. Gratz, R. Desikan, D. Gulati, H. Hanson, C. Kim, H. Liu, N. Ranganathan, S. Sethumadhavan, S. Sharif, P. Shivakumar, W. Yoder, R. McDonald, S. Keckler, and D. Burger. The Distributed Microarchitecture of the TRIPS Prototype Processor. In International Symposium on Microarchitecture, pages 480\u2013491, December 2006.","DOI":"10.1109\/MICRO.2006.19"},{"key":"2_CR38","doi-asserted-by":"crossref","unstructured":"A. Shacham, K. Bergman, and L. P. Carloni. The case for low-power photonic networks on chip. In Design Automation Conference, pages 132\u2013135, June 2007.","DOI":"10.1109\/DAC.2007.375139"},{"key":"2_CR39","doi-asserted-by":"crossref","unstructured":"L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Thermal modeling, characterization and management of on-chip networks. In International Symposium on Microarchitecture, pages 67\u201378, Decemeber 2004.","DOI":"10.1109\/MICRO.2004.35"},{"key":"2_CR40","doi-asserted-by":"crossref","unstructured":"A. Singh, W. J. Dally, A. K. Gupta, and B. Towles. Goal: a load-balanced adaptive routing algorithm for torus networks. In International Symposium on Computer Architecture, pages 194\u2013205, June 2003.","DOI":"10.1145\/871656.859641"},{"key":"2_CR41","unstructured":"M. B. Taylor, W. Lee, S. P. Amarasinghe, and A. Agarwal. Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture. In International Symposium on High-Performance Computer Architecture, pages 341\u2013353, Feb 2003."},{"issue":"11","key":"2_CR42","doi-asserted-by":"publisher","first-page":"1838","DOI":"10.1109\/JSSC.2003.818291","volume":"38","author":"J. Tschanz","year":"2003","unstructured":"J. Tschanz, S. Narendra, Y. Ye, B. Bloechel, S. Borkar, and V. De. Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microprocessors. IEEE Journal of Solid-State Circuits, 38(11):1838\u20131845, Nov 2003.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"10","key":"2_CR43","doi-asserted-by":"publisher","first-page":"2314","DOI":"10.1109\/JSSC.2006.881557","volume":"41","author":"S. Vangal","year":"2006","unstructured":"S. Vangal, Y. Hoskote, N. Borkar, and A. Alvandpour. A 6.2-GFLOPS Floating-Point Multiply-Accumulator with Conditional Normalization. IEEE Journal of Solid-State Circuits, 41(10):2314\u20132323, Oct 2006.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"2_CR44","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"S. Vangal","year":"2008","unstructured":"S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-Tile Sub-100\u2009W TeraFLOPS Processor in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 43(1):29\u201341, Jan 2008.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2_CR45","doi-asserted-by":"crossref","unstructured":"S. Vangal, A. Singh, J. Howard, S. Dighe, N. Borkar, and A. Alvandpour. A 5.1\u2009GHz 0.34\u2009mm2 Router for Network-on-Chip Applications. In International Symposium on VLSI Circuits, pages 42\u201343, June 2007.","DOI":"10.1109\/VLSIC.2007.4342758"},{"key":"2_CR46","unstructured":"H.-S. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In International Symposium on Microarchitecture, pages 105\u2013116, Nov 2003."},{"issue":"12","key":"2_CR47","doi-asserted-by":"publisher","first-page":"1954","DOI":"10.1109\/4.972146","volume":"36","author":"H. Wilson","year":"2001","unstructured":"H. Wilson and M. Haycock. A Six-port 30-GB\/s Non-blocking Router Component Using Point-to-Point Simultaneous Bidirectional Signaling for High-bandwidth Interconnects. IEEE Journal of Solid-State Circuits, 36(12):1954\u20131963, Dec 2001.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Integrated Circuits and Systems","Multicore Processors and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-0263-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T02:53:43Z","timestamp":1739328823000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-0263-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9781441902627","9781441902634"],"references-count":47,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-0263-4_2","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"3 August 2009","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}