{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T09:40:30Z","timestamp":1756460430640,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":23,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441902627"},{"type":"electronic","value":"9781441902634"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-1-4419-0263-4_6","type":"book-chapter","created":{"date-parts":[[2009,9,10]],"date-time":"2009-09-10T15:59:40Z","timestamp":1252598380000},"page":"173-203","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["General-Purpose Multi-core Processors"],"prefix":"10.1007","author":[{"given":"Chuck","family":"Moore","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pat","family":"Conway","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,8,3]]},"reference":[{"key":"6_CR1","unstructured":"G. Moore. Cramming More Components onto Integrated Circuits. Electronics Magazine, (38)8, April 19, 1965."},{"issue":"4\/5","key":"6_CR2","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1147\/rd.494.0505","volume":"49","author":"B. Sinharoy","year":"2005","unstructured":"B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. B. Joyner. POWER5 System Microarchitecture. IBM Journal of Research & Development, 49(4\/5):505\u2013521, July\/Sep 2005.","journal-title":"IBM Journal of Research & Development"},{"issue":"2","key":"6_CR3","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R. Kessler","year":"1999","unstructured":"R. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):24\u201336, Mar 1999.","journal-title":"IEEE Micro"},{"issue":"2","key":"6_CR4","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2003.1196116","volume":"23","author":"C. Keltcher","year":"2003","unstructured":"C. Keltcher, K. McGrath, A. Ahmed, and P. Conway. The AMD Opteron Processor for Shared Memory Multiprocessor systems.IEEE Micro, 23(2):66\u201376, Mar\/April 2003.","journal-title":"IEEE Micro"},{"issue":"19","key":"6_CR5","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/40.782563","volume":"4","author":"M. Flynn","year":"1999","unstructured":"M. Flynn, P. Hung, and K. Rudd. Deep Submicron Microprocessor Design Issues. IEEE Micro, (19)4:11\u201322, July\/Aug, 1999.","journal-title":"IEEE Micro"},{"issue":"4","key":"6_CR6","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S. Borkar","year":"1999","unstructured":"S. Borkar. Design Challenges of Technology Scaling, IEEE Micro, 19(4):23\u201329, July\/Aug, 1999.","journal-title":"IEEE Micro"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock Rate Versus IPC: The End of the Road for Conventional Microarchitectures. International Symposium on Computer Architecture, pp. 248\u2013259, June 2000.","DOI":"10.1145\/342001.339691"},{"issue":"3","key":"6_CR8","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2005.56","volume":"25","author":"M. Flynn","year":"2005","unstructured":"M. Flynn and P. Hung. Microprocessor Design Issues: Thoughts on the Road Ahead. IEEE Micro, 25(3):16\u201331, May\/June 2005.","journal-title":"IEEE Micro"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez. Reducing Power in High-Performance Microprocessors. Design Automation Conference, pp. 732\u2013737, June 1998.","DOI":"10.1145\/277044.277227"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"C. Isci, A. Buyuktosunoglu, C. Cher, P. Bose, and M. Martonosi. An Analysis of Efficient Multi-core Global Power Management Policies: Maximizing Performance for a Given Power Budget, International Symposium on Microarchitecture, pp. 347\u2013358, Dec 2006.","DOI":"10.1109\/MICRO.2006.8"},{"key":"6_CR11","unstructured":"R. McDougall and J. Mauro. Solaris Internals: Solaris 10 and OpenSolaris Kernel Architecture. Prentice Hall, 2007."},{"key":"6_CR12","first-page":"483","volume":"30","author":"G. Amdahl","year":"1967","unstructured":"G. Amdahl. Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities. AFIPS Conference Proceedings, 30:483\u2013485, 1967.","journal-title":"AFIPS Conference Proceedings"},{"key":"6_CR13","unstructured":"K. Asanovic, R. Bodik, B. Catanzaro, J. Gebis, P. Husbands, K. Keutzer, D. Patterson, W. Plishker, J. Shalf, S. Williams, and K. Yelick. The Landscape of Parallel Computing Research: A View from Berkeley. Technical Report UCB\/EECS-2006-183, EECS Department University of California, Berkeley, December 2006."},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"L. Barroso, K. Gharacharloo, and E. Bugnion. Memory System Characterization of Commercial Workloads. International Symposium on Computer Architecture, pp. 3\u201314, 1998.","DOI":"10.1145\/279361.279363"},{"issue":"1","key":"6_CR15","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W. Wulf","year":"1995","unstructured":"W. Wulf and S. Mckee. Hitting the Memory Wall: Implications of the Obvious. Computer Architecture News, 23(1):20\u201324, 1995.","journal-title":"Computer Architecture News"},{"key":"6_CR16","unstructured":"J. Laudon, R. Golla, and G. Grohoski. Throughput-oriented Multicore Processors. In S. Keckler, K. Olukotun, and P. Hofstee (Eds.), Multicore Processors and Systems, Springer."},{"key":"6_CR17","unstructured":"AMD x86-64 Architecture Manuals, http:\/\/www.amd.com"},{"key":"6_CR18","unstructured":"S. McFarling. Combining Branch Predictors. WRL Technical Note TN-36, June 1993."},{"key":"6_CR19","unstructured":"HyperTransport I\/O Link Specification, http:\/\/www.hypertransport.org\/"},{"issue":"2","key":"6_CR20","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2007.43","volume":"27","author":"P. Conway","year":"2007","unstructured":"P. Conway and W. Hughes. The AMD Opteron Northbridge Architecture. IEEE Micro, 27(2):10\u201321, Mar\u2013Apr 2007.","journal-title":"IEEE Micro"},{"key":"6_CR21","unstructured":"J. Hennessy and D. Patterson. Computer Architecture: a Quantitative Approach. Fourth Edition, Morgan Kaufmann, 2007."},{"key":"6_CR22","unstructured":"\u201cAMD-V Nested Paging v1.0,\u201d white paper, July 2008, http:\/\/developer.amd.com\/assets\/NPT-WP-1%201-final-TM.pdf"},{"key":"6_CR23","unstructured":"D. Culler, J. Pal Singh, and A. Gupta, Parallel Computer Architecture, a Hardware\/Software Approach. Morgan Kaufmann, 1999."}],"container-title":["Integrated Circuits and Systems","Multicore Processors and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-0263-4_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T20:15:36Z","timestamp":1674072936000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-0263-4_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9781441902627","9781441902634"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-0263-4_6","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"3 August 2009","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}