{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T19:11:36Z","timestamp":1743016296947,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":22,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441902627"},{"type":"electronic","value":"9781441902634"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-1-4419-0263-4_7","type":"book-chapter","created":{"date-parts":[[2009,9,10]],"date-time":"2009-09-10T15:59:40Z","timestamp":1252598380000},"page":"205-230","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Throughput-Oriented Multicore Processors"],"prefix":"10.1007","author":[{"given":"James","family":"Laudon","sequence":"first","affiliation":[]},{"given":"Robert","family":"Golla","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Grohoski","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,8,3]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"A. Agarwal, J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Yeung, G. D\u2019Souza, and M. Parkin. Sparcle: An evolutionary processor design for large-scale multiprocessors. IEEE Micro, pages 48\u201361, June 1993.","DOI":"10.1109\/40.216748"},{"issue":"3","key":"7_CR2","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MM.2005.45","volume":"25","author":"T. Agerwala","year":"2005","unstructured":"T. Agerwala and S. Chatterjee, Computer architecture: challenges and opportunities for the next decade. IEEE Micro, 25(3): 58\u201369, May\/June 2005.","journal-title":"IEEE Micro"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA-27), pages 282\u2013293, June 2000.","DOI":"10.1145\/342001.339696"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson. Design and implementation of the POWER5\u2122 microprocessor. IEEE International Solid-State Circuits Conference (ISSCC), Feb 2004.","DOI":"10.1145\/996566.996749"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"J. D. Davis, J. Laudon, and K. Olukotun. Maximizing CMT throughput with mediocre cores. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 51\u201362, Sep 2005.","DOI":"10.1109\/PACT.2005.42"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"M. Hrishikesh, D. Burger, N. Jouppi, S. Keckler, K. Farkas, and P. Shivakumar. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pages 14\u201324, May 2002.","DOI":"10.1145\/545214.545218"},{"key":"7_CR7","unstructured":"S. Kapil. UltraSPARC Gemini: Dual CPU processor. In Hot Chips 15, http:\/\/www.hotchips.org\/archives\/, Stanford, CA, Aug 2003."},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, pages 21\u201329, Mar\/Apr 2005.","DOI":"10.1109\/MM.2005.35"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"R. Kumar, N. Jouppi, and D. Tullsen. Conjoined-core chip multiprocessing. In Proceedings of the 37th International Symposium on Microarchitecture (MICRO-37), pages 195\u2013206, Dec 2004.","DOI":"10.1109\/MICRO.2004.12"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"S. Kunkel, R. Eickemeyer, M. Lip, and T. Mullins. A performance methodology for commercial servers. IBM Journal of Research and Development, 44(6), 2000.","DOI":"10.1147\/rd.446.0851"},{"issue":"4","key":"7_CR11","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/1105734.1105737","volume":"33","author":"J. Laudon","year":"2005","unstructured":"J. Laudon. Performance\/Watt: The New Server Focus. In ACM SIGARCH Computer Architecture News, 33(4), pages 5\u201313, Nov 2005.","journal-title":"In ACM SIGARCH Computer Architecture News"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A multithreading technique targeting multiprocessors and workstations. In Proceedings of the 6th International Symposium on Architectural Support for Parallel Languages and Operating Systems, pages 308\u2013318, Oct 1994.","DOI":"10.1145\/381792.195576"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"A. Leon, J. Shin, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. A power-efficient high-throughput 32-thread SPARC processor. IEEE International Solid-State Circuits Conference (ISSCC), Feb 2006.","DOI":"10.1109\/ISSCC.2006.1696060"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"J. Lo, L. Barroso, S. Eggers, K. Gharachorloo, H. Levy, and S. Parekh. An analysis of database workload performance on simultaneous multithreaded processors. Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 39\u201350, June 1998.","DOI":"10.1145\/279361.279367"},{"key":"7_CR15","unstructured":"D. Marr. Hyper-Threading Technology in the Netburst\u00ae Microarchitecture. In Hot Chips, 14, http:\/\/www.hotchips.org\/archives\/, Stanford, CA, Aug 2002."},{"key":"7_CR16","unstructured":"T. Maruyama. SPARC64 VI: Fujitsu\u2019s next generation processor. In Microprocessor Forum, San Jose, CA, Oct 2003."},{"key":"7_CR17","unstructured":"C. McNairy and R. Bhatia. Montecito: The next product in the Itanium processor family. In Hot Chips, 16, http:\/\/www.hotchips.org\/archives\/, Stanford, CA, Aug 2004."},{"key":"7_CR18","unstructured":"C. Moore. POWER4 system microarchitecture. In Microprocessor Forum, San Jose, CA, Oct 2000."},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"S. Naffziger, T. Grutkowski, and B. Stackhouse. The Implementation of a 2-core Multi-Threaded Itanium\u00ae Family Processor. IEEE International Solid-State Circuits Conference (ISSCC), pages 182\u2013183, Feb 2005.","DOI":"10.1109\/ICICDT.2005.1502587"},{"issue":"1","key":"7_CR20","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/JSSC.2007.910967","volume":"44","author":"U. Nawathe","year":"2008","unstructured":"U. Nawathe, M. Hassan, K. Yen, A. Kumar, A. Ramachandran, and D. Greenhill. Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip. IEEE Journal of Solid-State Circuits, 44(1), pages 6\u201320, Jan 2008.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"D. Tullsen, S. Eggers, and H. Levy. Simultaneous multithreading: Maximizing on-chip parallism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 392\u2013403, June 1995.","DOI":"10.1145\/225830.224449"},{"key":"7_CR22","unstructured":"O. Wechsler. Inside Intel\u00aeCore\u2122 Microarchitecture Setting New Standards for Energy- Efficient Performance. http:\/\/download.intel.com\/technology\/architecture\/new_architecture_06.pdf"}],"container-title":["Integrated Circuits and Systems","Multicore Processors and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-0263-4_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T02:53:34Z","timestamp":1739328814000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-0263-4_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9781441902627","9781441902634"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-0263-4_7","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2009]]},"assertion":[{"value":"3 August 2009","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}