{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T07:07:37Z","timestamp":1794380857003,"version":"4.9.0"},"publisher-location":"Boston, MA","reference-count":64,"publisher":"Springer US","isbn-type":[{"value":"9781441963444","type":"print"},{"value":"9781441963451","type":"electronic"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-1-4419-6345-1_17","type":"book-chapter","created":{"date-parts":[[2010,9,9]],"date-time":"2010-09-09T11:21:10Z","timestamp":1284031270000},"page":"449-484","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":31,"title":["Coarse-Grained Reconfigurable Array Architectures"],"prefix":"10.1007","author":[{"given":"Bjorn","family":"De Sutter","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andy","family":"Lambrechts","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2010,7,16]]},"reference":[{"key":"17_CR1_17","first-page":"363","volume-title":"DATE \u201906: Proceedings of the conference on Design, automation and test in Europe","author":"M Ahn","year":"2006","unstructured":"Ahn, M., Yoon, J.W., Paek, Y., Kim, Y., Kiemb, M., Choi, K.: A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. In: DATE \u201906: Proceedings of the conference on Design, automation and test in Europe, pp. 363\u2013368. European Design and Automation Association, 3001 Leuven, Belgium, Belgium (2006)"},{"key":"17_CR2_17","unstructured":"Barua, R.: Maps: a compiler-managed memory system for software-exposed architectures. Ph.D. thesis, Massachusetss Institute of Technology (2000)"},{"issue":"16","key":"17_CR3_17","doi-asserted-by":"publisher","first-page":"2613","DOI":"10.1155\/ASP.2005.2613","volume":"2005","author":"K van Berkel","year":"2005","unstructured":"van Berkel, K., Heinle, F., Meuwissen, P., Moerman, K., Weiss, M.: Vector processing as an enabler for software-defined radio in handheld devices. EURASIP Journal on Applied Signal Processing 2005(16), 2613\u20132625 (2005). DOI 10.1155\/ASP.2005.2613","journal-title":"EURASIP Journal on Applied Signal Processing"},{"key":"17_CR4_17","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J., Marguardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers (1999)","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"17_CR5_17","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/378239.378483","volume-title":"DAC \u201901: Proceedings of the 38th annual Design Automation Conference","author":"K Bondalapati","year":"2001","unstructured":"Bondalapati, K.: Parallelizing DSP nested loops on reconfigurable architectures using data context switching. In: DAC \u201901: Proceedings of the 38th annual Design Automation Conference, pp. 273\u2013276. ACM, New York, NY, USA (2001). DOI http:\/\/doi.acm.org\/ 10.1145\/378239.378483"},{"key":"17_CR6_17","doi-asserted-by":"publisher","first-page":"716","DOI":"10.1145\/1403375.1403549","volume-title":"DATE \u201908: Proceedings of the conference on Design, automation and test in Europe","author":"B Bougard","year":"2008","unstructured":"Bougard, B., De Sutter, B., Rabou, S., Novo, D., Allam, O., Dupont, S., Van der Perre, L.: A coarse-grained array based baseband processor for 100Mbps+ software defined radio. In: DATE \u201908: Proceedings of the conference on Design, automation and test in Europe, pp. 716\u2013721. ACM, New York, NY, USA (2008). DOI http:\/\/doi.acm.org\/ 10.1145\/1403375.1403549"},{"issue":"4","key":"17_CR7_17","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2008.49","volume":"28","author":"B Bougard","year":"2008","unstructured":"Bougard, B., De Sutter, B., Verkest, D., Van der Perre, L., Lauwereins, R.: A coarse-grained array accelerator for software-defined radio baseband processing. IEEE Micro 28(4), 41\u201350 (2008). DOI http:\/\/doi.ieeecomputersociety.org 10.1109\/MM.2008.49","journal-title":"IEEE Micro"},{"key":"17_CR8_17","doi-asserted-by":"crossref","unstructured":"Bouwens, F., Berekovic, M., Gaydadjiev, G., De Sutter, B.: Architecture enhancements for the ADRES coarse-grained reconfigurable array. In: Proc. of HiPEAC Conf. (2008)","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"17_CR9_17","unstructured":"Burns, G., Gruijters, P.: Flexibility tradeoffs in SoC design for low-cost SDR. Proceedings of SDR Forum Technical Conference (2003)"},{"key":"17_CR10_17","unstructured":"Burns, G., Gruijters, P., Huiskens, J., van Wel, A.: Reconfigurable accelerators enabling efficient SDR for low cost consumer devices. Proceedings of SDR Forum Technical Conference (2003)"},{"key":"17_CR11_17","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1007\/3-540-46117-5_89","volume-title":"FPL \u201902: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications","author":"JMP Cardoso","year":"2002","unstructured":"Cardoso, J.M.P., Weinhardt, M.: XPP-VC: A C compiler with temporal partitioning for the PACT-XPP architecture. In: FPL \u201902: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, pp. 864\u2013874. Springer-Verlag, London, UK (2002)"},{"key":"17_CR12_17","unstructured":"Cervero, T., Kanstein, A., L\u00f3pez, S., De Sutter, B., Sarmiento, R., Mignolet, J.Y.: Architectural exploration of the H.264\/AVC decoder onto a coarse-grain reconfigurable architecture. In: Proc. of the International Conference on Design of Circuits and Integrated Systems (2008)"},{"issue":"11","key":"17_CR13_17","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1145\/1168918.1168875","volume":"41","author":"KE Coons","year":"2006","unstructured":"Coons, K.E., Chen, X., Burger, D., McKinley, K.S., Kushwaha, S.K.: A spatial path scheduling algorithm for EDGE architectures. SIGPLAN Not. 41(11), 129\u2013140 (2006). DOI http:\/\/doi.acm.org\/ 10.1145\/1168918.1168875","journal-title":"SIGPLAN Not"},{"key":"17_CR14_17","unstructured":"Corporaal, H.: Microprocessor Architectures from VLIW to TTA. John Wiley (1998)"},{"key":"17_CR15_17","doi-asserted-by":"crossref","unstructured":"Cronquist, D., Franklin, P., Fisher, C., Figueroa, M., Ebeling, C.: Architecture design of reconfigurable pipelined datapaths. In: Proceedings of the Twentieth Anniversary Conference on Advanced Research in VLSI (1999)","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"17_CR16_17","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1145\/1375657.1375678","volume-title":"LCTES \u201908: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems","author":"B De Sutter","year":"2008","unstructured":"De Sutter, B., Coene, P., Vander Aa, T., Mei, B.: Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays. In: LCTES \u201908: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, pp. 151\u2013160. ACM, New York, NY, USA (2008). DOI http:\/\/doi.acm.org\/ 10.1145\/1375657.1375678"},{"key":"17_CR17_17","unstructured":"Derudder, V., Bougard, B., Couvreur, A., Dewilde, A., Dupont, S., Folens, L., Hollevoet, L., Naessens, F., Novo, D., Raghavan, P., Schuster, T., Stinkens, K.,Weijers, J.W., Van der Perre, L.: A 200Mbps+ 2.14nJ\/b digital baseband multi processor system-on-chip for SDRs. In: Proc of VLSI Symposum (2009)"},{"key":"17_CR18_17","unstructured":"Ebeling, C.: Compiling for coarse-grained adaptable architectures. Tech. Rep. UW-CSE-02-06-01, University of Washington (2002)"},{"key":"17_CR19_17","unstructured":"Ebeling, C.: The general RaPiD architecture description. Tech. Rep. UW-CSE-02-06-02, University of Washington (2002)"},{"key":"17_CR20_17","unstructured":"Fisher, J., Faraboschi, P., Young, C.: Embedded Computing, A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann (2005)"},{"key":"17_CR21_17","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1145\/1508128.1508158","volume-title":"FPGA \u201909: Proceeding of the ACM\/SIGDA international symposium on Field programmable gate arrays","author":"S Friedman","year":"2009","unstructured":"Friedman, S., Carroll, A., Van Essen, B., Ylvisaker, B., Ebeling, C., Hauck, S.: SPR: An architecture-adaptive CGRA mapping tool. In: FPGA \u201909: Proceeding of the ACM\/SIGDA international symposium on Field programmable gate arrays, pp. 191\u2013200. ACM, New York, NY, USA (2009). DOI http:\/\/doi.acm.org\/ 10.1145\/1508128.1508158"},{"issue":"1","key":"17_CR22_17","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1007\/s10617-006-8732-6","volume":"10","author":"MD Galanis","year":"2006","unstructured":"Galanis, M.D., Milidonis, A., Theodoridis, G., Soudris, D., Goutis, C.E.: A method for partitioning applications in hybrid reconfigurable architectures. Design Automation for Embedded Systems 10(1), 27\u201347 (2006)","journal-title":"Design Automation for Embedded Systems"},{"key":"17_CR23_17","doi-asserted-by":"crossref","unstructured":"Galanis, M.D., Theodoridis, G., Tragoudas, S., Goutis, C.E.: A reconfigurable coarse-grain data-path for accelerating computational intensive kernels. Journal of Circuits, Systems and Computers (JCSC) pp. 877\u2013893 (2005)","DOI":"10.1142\/S0218126605002659"},{"key":"17_CR24_17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1508244.1508246","volume-title":"ASPLOS \u201909: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems","author":"M Gebhart","year":"2009","unstructured":"Gebhart, M., Maher, B.A., Coons, K.E., Diamond, J., Gratz, P., Marino, M., Ranganathan, N., Robatmili, B., Smith, A., Burrill, J., Keckler, S.W., Burger, D., McKinley, K.S.: An evaluation of the TRIPS computer system. In: ASPLOS \u201909: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pp. 1\u201312. ACM, New York, NY, USA (2009). DOI http:\/\/doi.acm.org\/10.1145\/ 1508244.1508246"},{"key":"17_CR25_17","doi-asserted-by":"crossref","unstructured":"Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Mapping applications onto reconfigurable KressArrays. In: Proceedings of the 9th International Workshop on Field Programmable Logic and Applications (1999)","DOI":"10.1007\/978-3-540-48302-1_42"},{"key":"17_CR26_17","doi-asserted-by":"crossref","unstructured":"Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Generation of design suggestions for coarse-grain reconfigurable architectures. In: Proceedings of the 10th International Workshop on Field Programmable Logic and Applications (2000)","DOI":"10.1007\/3-540-44614-1_42"},{"key":"17_CR27_17","doi-asserted-by":"crossref","unstructured":"Hartenstein, R., Hoffmann, T., Nageldinger, U.: Design-space exploration of low power coarse grained reconfigurable datapath array architectures. In: Proceedings of the International Workshop - Power and Timing Modeling, Optimization and Simulation (2000)","DOI":"10.1007\/3-540-45373-3_12"},{"key":"17_CR28_17","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/DATE.2005.260","volume-title":"DATE \u201905: Proceedings of the conference on Design, Automation and Test in Europe","author":"Y Kim","year":"2005","unstructured":"Kim, Y., Kiemb, M., Park, C., Jung, J., Choi, K.: Resource sharing and pipelining in coarsegrained reconfigurable architecture for domain-specific optimization. In: DATE \u201905: Proceedings of the conference on Design, Automation and Test in Europe, pp. 12\u201317. IEEE Computer Society, Washington, DC, USA (2005). DOI http:\/\/dx.doi.org\/ 10.1109\/DATE.2005.260"},{"key":"17_CR29_17","doi-asserted-by":"crossref","unstructured":"Kim, Y., Mahapatra, R.: A new array fabric for coarse-grained reconfigurable architecture. In: Proceedings of the IEEE EuroMicro Conference on Digital System Design, pp. 584\u2013591 (2008)","DOI":"10.1109\/DSD.2008.67"},{"issue":"1","key":"17_CR30_17","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/TVLSI.2008.2006846","volume":"18","author":"Y Kim","year":"2010","unstructured":"Kim, Y., Mahapatra, R.: Dynamic context compression for low-power coarse-grained reconfigurable architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18(1), 15\u201328 (2010)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"17_CR31_17","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1109\/TVLSI.2008.2006039","volume":"17","author":"Y Kim","year":"2009","unstructured":"Kim, Y., Mahapatra, R., Park, I., Choi, K.: Low power reconfiguration technique for coarsegrained reconfigurable architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17(5), 593\u2013603 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"17_CR32_17","doi-asserted-by":"crossref","unstructured":"Lam, M.S.: Software pipelining: an effective scheduling technique for VLIW machines. In: Proc. PLDI, pp. 318\u2013327 (1988)","DOI":"10.1145\/960116.54022"},{"key":"17_CR33_17","first-page":"201","author":"A Lambrechts","year":"2008","unstructured":"Lambrechts, A., Raghavan, P., Jayapala, M., Catthoor, F., Verkest, D.: Energy-aware interconnect optimization for a coarse grained reconfigurable processor. VLSI Design, International Conference on pp. 201\u2013207 (2008)","journal-title":"VLSI Design, International Conference on"},{"key":"17_CR34_17","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/780732.780758","volume-title":"LCTES \u201903: Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems","author":"J Lee","year":"2003","unstructured":"Lee, J.e., Choi, K., Dutt, N.D.: An algorithm for mapping loops onto coarse-grained reconfigurable architectures. In: LCTES \u201903: Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, pp. 183\u2013188. ACM, New York, NY, USA (2003). DOI http:\/\/doi.acm.org\/ 10.1145\/780732.780758"},{"key":"17_CR35_17","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1145\/313817.313944","volume-title":"ISLPED \u201999: Proceedings of the 1999 international symposium on Low power electronics and design","author":"LH Lee","year":"1999","unstructured":"Lee, L.H., Moyer, B., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: ISLPED \u201999: Proceedings of the 1999 international symposium on Low power electronics and design, pp. 267\u2013269. ACM, New York, NY, USA (1999). DOI http:\/\/doi.acm.org\/ 10.1145\/313817.313944"},{"issue":"2\/3","key":"17_CR36_17","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1023\/A:1008189221436","volume":"24","author":"MH Lee","year":"2000","unstructured":"Lee, M.H., Singh, H., Lu, G., Bagherzadeh, N., Kurdahi, F.J., Filho, E.M.C., Alves, V.C.: Design and implementation of theMorphoSys reconfigurable computing processor. J. VLSI Signal Process. Syst. 24(2\/3), 147\u2013164 (2000). DOI http:\/\/dx.doi.org\/ 10.1023\/A:1008189221436","journal-title":"J. VLSI Signal Process. Syst."},{"key":"17_CR37_17","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MICRO.1992.696999","volume-title":"MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture","author":"SA Mahlke","year":"1992","unstructured":"Mahlke, S.A., Lin, D.C., Chen, W.Y., Hank, R.E., Bringmann, R.A.: Effective compiler support for predicated execution using the hyperblock. In: MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture, pp. 45\u201354. IEEE Computer Society Press, Los Alamitos, CA, USA (1992). DOI http:\/\/doi.acm.org\/ 10.1145\/144953.144998"},{"issue":"3","key":"17_CR38_17","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/s11265-007-0152-8","volume":"51","author":"B Mei","year":"2008","unstructured":"Mei, B., De Sutter, B., Vander Aa, T., Wouters, M., Kanstein, A., Dupont, S.: Implementation of a coarse-grained reconfigurable media processor for AVC decoder. Journal of Signal Processing Systems 51(3), 225\u2013243 (2008)","journal-title":"Journal of Signal Processing Systems"},{"issue":"2","key":"17_CR39_17","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"B Mei","year":"2005","unstructured":"Mei, B., Lambrechts, A., Verkest, D.,Mignolet, J.Y., Lauwereins, R.: Architecture exploration for a reconfigurable architecture template. IEEE Design and Test of Computers 22(2), 90\u2013101 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"17_CR40_17","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Proc. of Field-Programmable Logic and Applications, pp. 61\u201370 (2003)","DOI":"10.1007\/978-3-540-45234-8_7"},{"issue":"5","key":"17_CR41_17","volume":"150","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: Exploiting loop-level parallelism for coarse-grained reconfigurable architecture using modulo scheduling. IEE Proceedings: Computer and Digital Techniques 150(5) (2003)","journal-title":"IEE Proceedings: Computer and Digital Techniques"},{"key":"17_CR42_17","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: A case study. In: Proc. of Design, Automation and Test in Europe (DATE), pp. 1224\u20131229 (2004)"},{"key":"17_CR43_17","doi-asserted-by":"crossref","unstructured":"Novo, D., Schuster, T., Bougard, B., Lambrechts, A., Van der Perre, L., Catthoor, F.: Energyperformance exploration of a CGA-based SDR processor. Journal of Signal Processing Systems (2008)","DOI":"10.1007\/s11265-008-0237-z"},{"key":"17_CR44_17","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1145\/1542452.1542456","volume-title":"LCTES \u201909: Proceedings of the 2009 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems","author":"T Oh","year":"2009","unstructured":"Oh, T., Egger, B., Park, H., Mahlke, S.: Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures. In: LCTES \u201909: Proceedings of the 2009 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools for embedded systems, pp. 21\u201330. ACM, New York, NY, USA (2009). DOI http:\/\/doi.acm.org\/ 10.1145\/1542452.1542456"},{"key":"17_CR45_17","unstructured":"PACT XPP Technologies: XPP-III Processor Overview White Paper (2006)"},{"key":"17_CR46_17","doi-asserted-by":"publisher","first-page":"136","DOI":"10.1145\/1176760.1176778","volume-title":"CASES \u201906: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems","author":"H Park","year":"2006","unstructured":"Park, H., Fan, K., Kudlur, M., Mahlke, S.: Modulo graph embedding: Mapping applications onto coarse-grained reconfigurable architectures. In: CASES \u201906: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pp. 136\u2013146. ACM, New York, NY, USA (2006). DOI http:\/\/doi.acm.org\/ 10.1145\/1176760.1176778"},{"key":"17_CR47_17","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1145\/1454115.1454140","volume-title":"PACT \u201908: Proceedings of the 17th international conference on Parallel architectures and compilation techniques","author":"H Park","year":"2008","unstructured":"Park, H., Fan, K., Mahlke, S.A., Oh, T., Kim, H., Kim, H.S.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: PACT \u201908: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pp. 166\u2013176. ACM, New York, NY, USA (2008). DOI http:\/\/doi.acm.org\/ 10.1145\/1454115.1454140"},{"key":"17_CR48_17","unstructured":"Petkov, N.: Systolic Parallel Processing. North Holland Publishing (1992)"},{"key":"17_CR49_17","doi-asserted-by":"crossref","unstructured":"Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D., Corporaal, H.: Very wide register: An asymmetric register file organization for low power embedded processors. In: DATE \u201907: Proceedings of the conference on Design, Automation and Test in Europe (2007)","DOI":"10.1109\/DATE.2007.364435"},{"key":"17_CR50_17","unstructured":"Rau, B.R.: Iterative modulo scheduling. Tech. rep., Hewlett-Packard Lab: HPL-94-115 (1995)"},{"key":"17_CR51_17","doi-asserted-by":"crossref","unstructured":"Rau, B.R., Lee, M., Tirumalai, P.P., Schlansker, M.S.: Register allocation for software pipelined loops. In: PLDI \u201992: Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, pp. 283\u2013299 (1992)","DOI":"10.1145\/143095.143141"},{"issue":"2","key":"17_CR52_17","doi-asserted-by":"publisher","first-page":"422","DOI":"10.1145\/871656.859667","volume":"31","author":"K Sankaralingam","year":"2003","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W., Moore, C.R.: Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. SIGARCH Comput. Archit. News 31(2), 422\u2013433 (2003). DOI http:\/\/doi.acm.org\/ 10.1145\/871656.859667","journal-title":"Archit. News"},{"key":"17_CR53_17","doi-asserted-by":"crossref","unstructured":"Scarpazza, D.P., Raghavan, P., Novo, D., Catthoor, F., Verkest, D.: Software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction- and datalevel parallelism. In: Proceedings of the 16th International Workshop on Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 107\u2013116 (2006)","DOI":"10.1007\/11847083_2"},{"issue":"5","key":"17_CR54_17","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1145\/301631.301659","volume":"34","author":"M Schlansker","year":"1999","unstructured":"Schlansker, M., Mahlke, S., Johnson, R.: Control CPR: a branch height reduction optimization for EPIC architectures. SIGPLAN Not. 34(5), 155\u2013168 (1999). DOI http:\/\/doi.acm.org\/ 10.1145\/301631.301659","journal-title":"SIGPLAN Not"},{"key":"17_CR55_17","unstructured":"Shen, J., Lipasti, M.: Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill (2005)"},{"key":"17_CR56_17","unstructured":"Silicon Hive: HiveCC Databrief (2006)"},{"key":"17_CR57_17","unstructured":"Sudarsanam, A.: Code optimization libraries for retargetable compilation for embedded digital signal processors. Ph.D. thesis, Princeton University (1998)"},{"issue":"2","key":"17_CR58_17","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M Taylor","year":"2002","unstructured":"Taylor, M., Kim, J., Miller, J., Wentzla, D., Ghodrat, F., Greenwald, B., Ho, H., Lee, M., Johnson, P., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Frank, V., Amarasinghe, S., Agarwal, A.: The Raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro 22(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"17_CR59_17","unstructured":"Texas Instruments: TMS320C64x Technical Overview (2001)"},{"issue":"4","key":"17_CR60_17","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1145\/950162.950167","volume":"2","author":"G Venkataramani","year":"2003","unstructured":"Venkataramani, G., Najjar, W., Kurdahi, F., Bagherzadeh, N., Bohm, W., Hammes, J.: Automatic compilation to a coarse-grained reconfigurable system-on-chip. ACM Trans. Embed. Comput. Syst. 2(4), 560\u2013589 (2003). DOI http:\/\/doi.acm.org\/ 10.1145\/950162.950167","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"17_CR61_17","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1109\/MICRO.2005.35","volume-title":"MICRO 38: Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture","author":"JW van de Waerdt","year":"2005","unstructured":"van de Waerdt, J.W., Vassiliadis, S., Das, S., Mirolo, S., Yen, C., Zhong, B., Basto, C., van Itegem, J.P., Amirtharaj, D., Kalra, K., Rodriguez, P., van Antwerpen, H.: The TM3270 media-processor. In: MICRO 38: Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture, pp. 331\u2013342. IEEE Computer Society, Washington, DC, USA (2005). DOI http:\/\/dx.doi.org\/ 10.1109\/MICRO.2005.35"},{"key":"17_CR62_17","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1109\/MICRO.2008.4771787","volume-title":"MICRO \u201908: Proceedings of the 2008 41st IEEE\/ACM International Symposium on Microarchitecture","author":"M Woh","year":"2008","unstructured":"Woh, M., Lin, Y., Seo, S., Mahlke, S., Mudge, T., Chakrabarti, C., Bruce, R., Kershaw, D., Reid, A., Wilder, M., Flautner, K.: From SODA to scotch: The evolution of a wireless baseband processor. In: MICRO \u201908: Proceedings of the 2008 41st IEEE\/ACM International Symposium on Microarchitecture, pp. 152\u2013163. IEEE Computer Society, Washington, DC, USA (2008). DOI http:\/\/dx.doi.org\/ 10.1109\/MICRO.2008.4771787"},{"key":"17_CR63_17","unstructured":"Programming XPP-III Processors White Paper (2006)"},{"key":"17_CR64_17","unstructured":"Yoon, J., Ahn, M., Paek, Y., Kim, Y., Choi, K.: Temporal mapping for loop pipelining on a MIMD-style coarse-grained reconfigurable architecture. In: Proc. International SoC Design Conference (2006)"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6345-1_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T04:59:35Z","timestamp":1674795575000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6345-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9781441963444","9781441963451"],"references-count":64,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6345-1_17","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-1-4419-6345-1","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"16 July 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}