{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:15:33Z","timestamp":1743045333345,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":64,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441963444"},{"type":"electronic","value":"9781441963451"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-1-4419-6345-1_19","type":"book-chapter","created":{"date-parts":[[2010,9,9]],"date-time":"2010-09-09T15:21:10Z","timestamp":1284045670000},"page":"515-541","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["DSP Systems using Three-Dimensional (3D) Integration Technology"],"prefix":"10.1007","author":[{"given":"Tong","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangyang","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,7,16]]},"reference":[{"key":"19_CR1_19","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/MDT.2005.150","volume":"22","author":"C Ababei","year":"2005","unstructured":"Ababei, C., Feng, Y., Goplen, B., Mogal, H., Zhang, T., Bazargan, K., Sapatnekar, S.: Placement and routing in 3D integrated circuits. IEEE Design & Test of Computers 22, 520\u2013531 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"19_CR2_19","doi-asserted-by":"crossref","unstructured":"Abraham, S.G., Mahlke, S.A.: Automatic and efficient evaluation of memory hierarchies for embedded systems. In: 32nd Annual International Symposium on Microarchitecture(MICRO-32), pp. 114\u2013125 (1999)","DOI":"10.1109\/MICRO.1999.809449"},{"key":"19_CR3_19","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S., Kapur, P., Saraswat, K.: 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE 89, 602\u2013633 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"19_CR4_19","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/JSSC.2007.908006","volume":"43","author":"J Barth","year":"2008","unstructured":"Barth, J., Reohr, W., Parries, P., Fredeman, G., Golz, J., Schuster, S., Matick, R., Hunter, H., Tanner, C., Harig, J., Hoki, K., Khan, B., Griesemer, J., Havreluk, R., Yanagisawa, K., Kirihata, T., Iyer, S.: A 500 MHz random cycle, 1.5 ns latency, SOI embedded DRAM macro featuring a three-transistor micro sense amplifier. IEEE Journal of Solid-State Circuits 43, 86\u201395 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"19_CR5_19","doi-asserted-by":"crossref","unstructured":"Bernstein, K., Andry, P., Cann, J., Emma, P., Greenberg, D., Haensch, W., Ignatowski, M., Koester, S., Magerlein, J., Puri, R., Young, A.: Interconnects in the third dimension: Design challenges for 3D ICs. In: Proc. of ACM\/IEEE Design Automation Conference (DAC), pp. 562\u2013567 (2007)","DOI":"10.1109\/DAC.2007.375227"},{"issue":"4","key":"19_CR6_19","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"NL Binkert","year":"2006","unstructured":"Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The M5 simulator: Modeling networked systems. IEEE Micro 26(4), 52\u201360 (2006)","journal-title":"IEEE Micro"},{"key":"19_CR7_19","doi-asserted-by":"crossref","unstructured":"Black, B., Annavaram,M., Brekelbaum, N., DeVale, J., Jiang, L., Loh, G.H.: Die stacking (3D) microarchitecture. In: Proc. of IEEE\/ACM International Symposium on Microarchitecture (Micro), pp. 469\u2013479 (2006)","DOI":"10.1109\/MICRO.2006.18"},{"key":"19_CR8_19","doi-asserted-by":"publisher","first-page":"2507","DOI":"10.1109\/TED.2006.882043","volume":"53","author":"J Burns","year":"2006","unstructured":"Burns, J., Aull, B., Chen, C., Chen, C., Keast, C., Knecht, J., Suntharalingam, V., Warner, K., Wyatt, P., Yost, D.: A wafer-scale 3-D circuit integration technology. IEEE Trans. Electron Devices 53, 2507\u20132516 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"19_CR9_19","unstructured":"CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. http:\/\/www.hpl.hp.com\/research\/cacti\/"},{"key":"19_CR10_19","doi-asserted-by":"crossref","unstructured":"Chakrapani, L.N., Gyllenhaal, J., Hwu, W.W.,Mahlke, S.A., Palem, K.V., Rabbah, R.M.: Trimaran: An infrastructure for research instruction-level parallelism. In: Languages and Compilers for High Performance Computing. Lecture Notes in Computer Science, pp. 32\u201341 (2005)","DOI":"10.1007\/11532378_4"},{"key":"19_CR11_19","unstructured":"Chau, L.P., Jing, X.: Efficient three-step search algorithm for block motion estimation video coding. In: Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 421\u2013424 (2003)"},{"key":"19_CR12_19","doi-asserted-by":"crossref","unstructured":"Chen, K.N., Lee, S., Andry, P., Tsang, C., Topol, A., Lin, Y., Lu, J., Young, A., Ieong, M., Haensch, W.: Structure design and process control for Cu Bonded Interconnects in 3D integrated circuits. In: Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp. 367\u2013370 (2006)","DOI":"10.1109\/IEDM.2006.346785"},{"key":"19_CR13_19","doi-asserted-by":"crossref","unstructured":"Chen, M., Chen, E., Lai, J.Y., Wang, Y.P.: Thermal investigation for multiple chips 3D packages. In: Proc. of Electronics Packaging Technology Conference, pp. 559\u2013564 (2008)","DOI":"10.1109\/EPTC.2008.4763492"},{"key":"19_CR14_19","doi-asserted-by":"publisher","first-page":"1121","DOI":"10.1109\/JPROC.2006.873616","volume":"94","author":"T Claasen","year":"2006","unstructured":"Claasen, T.: An industry perspective on current and future state of the art in system-on-chip (SoC) Technology. Proceedings of the IEEE 94, 1121\u20131137 (2006)","journal-title":"Proceedings of the IEEE"},{"key":"19_CR15_19","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/5.920581","volume":"89","author":"J Cong","year":"2001","unstructured":"Cong, J.: An interconnect-centric design flow for nanometer technologies. Proceedings of the IEEE 89, 505\u2013528 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"19_CR16_19","doi-asserted-by":"crossref","unstructured":"Cong, J., Luo, G.: A multilevel analytical placement for 3D ICs. In: Proc. of Asia and South Pacific Design Automation Conference, pp. 361\u2013366 (2009)","DOI":"10.1109\/ASPDAC.2009.4796507"},{"key":"19_CR17_19","doi-asserted-by":"crossref","unstructured":"Cong, J., Zhang, Y.: Thermal via planning for 3-D ICs. In: Proc. of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 745\u2013752 (2005)","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"19_CR18_19","doi-asserted-by":"crossref","unstructured":"Crowley, M., Al-Shamma, A., Bosch, D., Farmwald, M., Fasoli, L.: 512 Mb PROM with 8 layers of antifuse\/diode cells. In: IEEE Intl. Solid-State Circuit Conf. (ISSCC), p. 284 (2003)","DOI":"10.1109\/ISSCC.2003.1234303"},{"issue":"6","key":"19_CR19_19","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1147\/JRD.2008.5388561","volume":"52","author":"PG Emma","year":"2008","unstructured":"Emma, P.G., Kursun, E.: Is 3D chip technology the next growth engine for performance improvement? IBM Journal of Research and Development 52(6), 541\u2013552 (2008)","journal-title":"IBM Journal of Research and Development"},{"key":"19_CR20_19","unstructured":"Fisher, J.A., Faraboschi, P., Young, C.: Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann (2004)"},{"key":"19_CR21_19","doi-asserted-by":"crossref","unstructured":"Gibert, E., Sanchez, J., Gonzales, A.: Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor. In: Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 123\u2013133 (2002)","DOI":"10.1109\/MICRO.2002.1176244"},{"key":"19_CR22_19","doi-asserted-by":"crossref","unstructured":"Gibert, E., Sanchez, J., Gonzales, A.: Local scheduling techniques for memory coherence in a clustered VLIW processor with a distributed data cache. In: Proceedings of the International Symposium on Code Generation and Optimization, pp. 193\u2013203 (2003)","DOI":"10.1109\/CGO.2003.1191545"},{"key":"19_CR23_19","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/TCAD.2006.870069","volume":"25","author":"B Goplen","year":"2006","unstructured":"Goplen, B., Sapatnekar, S.: Placement of thermal vias in 3-D ICs using various thermal objectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 692\u2013709 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"19_CR24_19","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MCAS.2006.264840","volume":"6","author":"H Harrer","year":"2006","unstructured":"Harrer, H., Katopis, G., Becker, W.: From chips to systems via packaging - A comparison of IBM\u2019s mainframe servers. IEEE Circuits and Systems Magazine 6, 32\u201341 (2006)","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"19_CR25_19","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/TCAD.2006.883925","volume":"26","author":"M Healy","year":"2007","unstructured":"Healy, M., Vittes, M., Ekpanyapong, M., Ballapuram, C.S., Lim, S.K., Lee, H.H.S., Loh, G.H.: Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, 38\u201352 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"19_CR26_19","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R Ho","year":"2001","unstructured":"Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proceedings of the IEEE 89, 490\u2013504 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"19_CR27_19","doi-asserted-by":"publisher","first-page":"757","DOI":"10.1109\/JSSC.2008.917523","volume":"43","author":"M Horowitz","year":"2008","unstructured":"Horowitz, M., Stark, D., Alon, E.: Digital circuit design trends. IEEE Journal of Solid-State Circuits 43, 757\u2013761 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"19_CR28_19","unstructured":"Huang, Y., Chen, T.C., Tsai, C.H., Chen, C.Y., Chen, T.W., Chen, C.S., Shen, C.F., Ma, S.Y., Wang, T.C., Hsieh, B.Y., Fang, H.C., Chen, L.G.: A 1.3TOPS H.264\/AVC single-chip encoder for HDTV applications. In: International Solid-State Circuit Conference, pp. 128\u2013129. San Francisco (2005)"},{"key":"19_CR29_19","doi-asserted-by":"crossref","unstructured":"Hwang, C.G.: New paradigms in the silicon industry. In: Proc. of Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp. 19\u201326 (2006)","DOI":"10.1109\/IEDM.2006.346835"},{"key":"19_CR30_19","doi-asserted-by":"crossref","unstructured":"Itoh, K.: VLSI Memory Chip Design. Springer (2001)","DOI":"10.1007\/978-3-662-04478-0"},{"key":"19_CR31_19","unstructured":"The International Technology Roadmap for Semiconductors (ITRS). http:\/\/www.itrs.net\/reports.html"},{"key":"19_CR32_19","doi-asserted-by":"crossref","unstructured":"Jung, S.M., Jang, J., Cho, W., Moon, J., Kwak, K.: The revolutionary and truly 3-dimensional 25F2 SRAM technology with the smallest S3 (stacked single-crystal Si) cell, 0.16\u03bcm2, and SSTFT (stacked single-crystal thin film transistor) for ultra high density SRAM. In: Proc. of Symposium on VLSI Technology, pp. 228\u2013229 (2004)","DOI":"10.1109\/VLSIT.2004.1345495"},{"key":"19_CR33_19","doi-asserted-by":"crossref","unstructured":"Jung, S.M., Jang, J., Kim, K.: Three dimensionally stacked NAND flash memory technology using stacked single crystal Si Layers in ILD and TANOS structure for beyond 30nm node. In: Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp. 37\u201340 (2006)","DOI":"10.1109\/IEDM.2006.346902"},{"key":"19_CR34_19","volume-title":"HPL-PD architecture specification: Version 1.1","author":"V Kathail","year":"2000","unstructured":"Kathail, V., Schlansker, M.S., Rau, B.R.: HPL-PD architecture specification: Version 1.1. Tech. rep., Hewlett-Packard Company (2000)"},{"key":"19_CR35_19","doi-asserted-by":"crossref","unstructured":"Kgil, T., D\u2019Souza, S., Saidi, A., Binkert, N., Dreslinski, R., Reinhardt, S., Flautner, K.,Mudge, T.: PicoServer: Using 3D stacking technology to enable a compact energy efficient chip multiprocessor. In: Proc. of 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2006)","DOI":"10.1145\/1168857.1168873"},{"issue":"1","key":"19_CR36_19","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1109\/JSSC.2007.909331","volume":"43","author":"BK Khailany","year":"2008","unstructured":"Khailany, B.K., Williams, T., Lin, J., Long, E.P., Rygh, M., Tovey, D.W., Dally, J.W.: A programmable 512 GOPS stream processor for signal, image, and video processing. IEEE Journal of Solid-State Circuits 43(1), 202\u2013213 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"19_CR37_19","doi-asserted-by":"crossref","unstructured":"Kim, M., Hwang, I., Chae, S.I.: A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC\/H.264. In: Proc. Asia and South Pacific Design Automation Conference, pp. 631\u2013634 (2005)","DOI":"10.1145\/1120725.1120980"},{"key":"19_CR38_19","doi-asserted-by":"crossref","unstructured":"Lapsley, P., Bier, J., Shoham, A., Lee, E.A.: DSP Processor Fundamentals: Architectures and Features. IEEE Press (1997)","DOI":"10.1109\/9780470544433"},{"key":"19_CR39_19","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.: MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In: Proc. of IEEE\/ACM International Symposium on Microarchitecture, pp. 330\u2013335 (1997)"},{"issue":"4","key":"19_CR40_19","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1109\/76.313138","volume":"4","author":"R Li","year":"1994","unstructured":"Li, R., Zeng, B., Liou, M.L.: A new three-step search algorithm for block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology 4(4), 438\u2013442 (1994)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"19_CR41_19","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1109\/MDT.2005.134","volume":"22","author":"CC Liu","year":"2005","unstructured":"Liu, C.C., Ganusov, I., Burtscher, M., Tiwari, S.: Bridging the processor-memory performance gap with 3D IC technology. IEEE Design and Test of Computers 22, 556\u2013564 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"19_CR42_19","doi-asserted-by":"crossref","unstructured":"Loh, G.: 3D-stacked memory architecture for multi-core processors. In: Proceedings of the 35th ACM\/IEEE Intl. Conf. on Computer Architecture (2008)","DOI":"10.1109\/ISCA.2008.15"},{"key":"19_CR43_19","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/MM.2007.59","volume":"27","author":"G Loh","year":"2007","unstructured":"Loh, G., Xie, Y., Black, B.: Processor design in 3D die-stacking technologies. IEEE Micro 27, 31\u201348 (2007)","journal-title":"IEEE Micro"},{"key":"19_CR44_19","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/JPROC.2008.2007458","volume":"97","author":"JQ Lu","year":"2009","unstructured":"Lu, J.Q.: 3-D hyperintegration and packaging technologies for micro-nano systems. Proceedings of the IEEE 97, 18\u201330 (2009)","journal-title":"Proceedings of the IEEE"},{"key":"19_CR45_19","first-page":"386","volume-title":"Materials for Information Technology: Devices, Interconnects and Packaging","author":"JQ Lu","year":"2005","unstructured":"Lu, J.Q., Cale, T., Gutmann, R.: Wafer-level three-dimensional hyper-integration technology using dielectric adhesive wafer bonding. Materials for Information Technology: Devices, Interconnects and Packaging (Eds. E. Zschech, C. Whelan, T. Mikolajick) pp. 386\u2013397 (Springer-Verlag Ltd(London), August 2005)"},{"key":"19_CR46_19","first-page":"145","volume":"49","author":"R Matick","year":"2005","unstructured":"Matick, R., Schuster, S.: Logic-based eDRAM: Origins and rationale for use. IBM J. Res. & Dev. 49, 145\u2013165 (2005)","journal-title":"Res. & Dev."},{"key":"19_CR47_19","unstructured":"Moor, P.D., Ruythooren, W., Soussan, P., Swinnen, B., Baert, K., Hoof, C.V., Beyne, E.: Recent advances in 3D integration at IMEC. Enabling Technologies for 3-D Integration (edited by C.A. Bower, P.E. Garrou, P. Ramm, and K. Takahashi) (2006)"},{"key":"19_CR48_19","doi-asserted-by":"crossref","unstructured":"Morrow, P., Black, B., Kobrinsky, M., Muthukumar, S., Nelson, D., Park, C.M., Webb, C.: Design and fabrication of 3D microprocessors. Enabling Technologies for 3-D Integration (edited by C.A. Bower, P.E. Garrou, P. Ramm, and K. Takahashi) (2006)","DOI":"10.1557\/PROC-0970-Y03-02"},{"key":"19_CR49_19","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"PR Panda","year":"2001","unstructured":"Panda, P.R., Catthoor, F., Dutt, N.D., Danckaert, K., Brockmeyer, E., Kulkarni, C., Kjeldsberg, P.G.: Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems 6, 149\u2013206 (2001)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"19_CR50_19","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1109\/76.499840","volume":"6","author":"LM Po","year":"1996","unstructured":"Po, L.M., Ma, W.C.: A novel four-step search algorithm for fast block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology 6, 313\u2013317 (1996)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"19_CR51_19","doi-asserted-by":"crossref","unstructured":"Pozder, S., Chatterjee, R., Jain, A., Huang, Z., Jones, R., Acosta, E.: Progress of 3D integration technologies and 3D interconnects. In: Proc. of IEEE International Interconnect Technology Conference, pp. 213\u2013215 (2007)","DOI":"10.1109\/IITC.2007.382393"},{"key":"19_CR52_19","doi-asserted-by":"crossref","unstructured":"Pozder, S., Jones, R., Adams, V., Li, H.F., Canonico, M., Zollner, S., Lee, S., Gutmann, R., Lu, J.Q.: Exploration of the scaling limits of 3D integration. Enabling Technologies for 3-D Integration (edited by C.A. Bower, P.E. Garrou, P. Ramm, and K. Takahashi) (2006)","DOI":"10.1557\/PROC-0970-Y02-01"},{"issue":"3","key":"19_CR53_19","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1109\/MDT.2006.64","volume":"23","author":"P Rickert","year":"2006","unstructured":"Rickert, P., Krenik, W.: Cell phone integration: SiP, SoC, and PoP. IEEE Design & Test of Computers 23(3), 188\u2013195 (2006)","journal-title":"IEEE Design & Test of Computers"},{"key":"19_CR54_19","doi-asserted-by":"crossref","unstructured":"Sapatnekar, S.: Addressing thermal and power delivery bottlenecks in 3D circuits. In: Proc. of Asia and South Pacific Design Automation Conference, pp. 423\u2013428 (2009)","DOI":"10.1109\/ASPDAC.2009.4796518"},{"key":"19_CR55_19","unstructured":"SEMATECH Consortium. http:\/\/www.sematech.org"},{"key":"19_CR56_19","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/MSP.2003.1184377","volume":"20","author":"W Strauss","year":"2003","unstructured":"Strauss, W.: The real DSP chip market. IEEE Signal Processing Magazine 20, 83 (2003)","journal-title":"IEEE Signal Processing Magazine"},{"key":"19_CR57_19","unstructured":"Sveriges Television (SVT): http:\/\/www.svt.se"},{"key":"19_CR58_19","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/76.709403","volume":"8","author":"JY Tham","year":"1998","unstructured":"Tham, J.Y., Ranganath, S., Ranganath, M., Kassim, A.A.: A novel unrestricted center-biased diamond search algorithms for block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology 8, 369\u2013377 (1998)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"19_CR59_19","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1109\/83.821744","volume":"9","author":"JY Tham","year":"2000","unstructured":"Tham, J.Y., Ranganath, S., Ranganath, M., Kassim, A.A.: A new diamond search algorithm for fast block-matching motion estimation. IEEE Trans. on Image processing 9, 287\u2013290 (2000)","journal-title":"IEEE Trans. on Image processing"},{"key":"19_CR60_19","unstructured":"Wang, K.T., Chen, O.C.: Motion estimation using an efficient four-step search method. In: Proc. of IEEE International Symposium on Circuits and Systems, pp. 217\u2013220 (1998)"},{"key":"19_CR61_19","unstructured":"Wang, R., Li, J., Huang, C.: Motion compensation memory access optimization strategies for H.264\/AVC decoder. In: Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 97\u2013100 (2005)"},{"issue":"7","key":"19_CR62_19","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264\/AVC video coding standard. IEEE Trans. on Circuits and Systems on Video Technology 13(7), 560\u2013576 (2003)","journal-title":"IEEE Trans. on Circuits and Systems on Video Technology"},{"key":"19_CR63_19","doi-asserted-by":"crossref","unstructured":"Wu, Z., Wolf, W.: Design study of shared memory in VLIW video signal processors. In: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, pp. 52\u201359 (1998)","DOI":"10.1109\/PACT.1998.727148"},{"key":"19_CR64_19","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: Implications of the obvious. Computer Architecture News 23, 20\u201324 (1995)","journal-title":"Computer Architecture News"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6345-1_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T17:35:18Z","timestamp":1740504918000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6345-1_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9781441963444","9781441963451"],"references-count":64,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6345-1_19","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"16 July 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}