{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T07:07:37Z","timestamp":1794380857146,"version":"4.9.0"},"publisher-location":"Boston, MA","reference-count":66,"publisher":"Springer US","isbn-type":[{"value":"9781441963444","type":"print"},{"value":"9781441963451","type":"electronic"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-1-4419-6345-1_24","type":"book-chapter","created":{"date-parts":[[2010,9,9]],"date-time":"2010-09-09T11:21:10Z","timestamp":1284031270000},"page":"679-705","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["DSP Instruction Set Simulation"],"prefix":"10.1007","author":[{"given":"Florian","family":"Brandner","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nigel","family":"Horspool","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Krall","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2010,7,16]]},"reference":[{"issue":"2","key":"24_CR1_24","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/L-CA.2007.12","volume":"6","author":"D August","year":"2007","unstructured":"August, D., Chang, J., Girbal, S., Gracia-Perez, D., Mouchard, G., Penry, D.A., Temam, O., Vachharajani, N.: An open simulation environment and library for complex architecture design and collaborative development, IEEE Computer Architecture Letters, 6(2):45\u201348 (2007)","journal-title":"IEEE Computer Architecture Letters"},{"issue":"2","key":"24_CR2_24","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An infrastructure for computer system modeling. Computer, 35(2):59\u201367, (2002)","journal-title":"Computer"},{"issue":"5","key":"24_CR3_24","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1007\/s10766-005-7301-0","volume":"33","author":"R Azevedo","year":"2005","unstructured":"Azevedo, R., Rigo, S., Bartholomeu, M., Araujo, G., Araujo, C., Barros.,E.: The ArchC architecture description language and tools, Int. J. Parallel Program., 33(5):453\u2013484, (2005)","journal-title":"Int. J. Parallel Program."},{"key":"24_CR4_24","unstructured":"Bartholomeu, M., Azevedo, R., Rigo, S., Araujo, G.: Optimizations for compiled simulation using instruction type information, Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), pages 74\u201381, (2004)"},{"issue":"6","key":"24_CR5_24","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1145\/362248.362270","volume":"16","author":"JR Bell","year":"1973","unstructured":"Bell, J.R.: Threaded code, Commun. ACM, 16(6):370\u2013372 (1973)","journal-title":"Threaded code, Commun. ACM"},{"key":"24_CR6_24","unstructured":"Brandner, F., Fellnhofer, A., Krall, A., Riegler, D.: Fast and accurate simulation using the LLVM compiler framework, RAPIDO \u201909: 1st Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, (2009)"},{"key":"24_CR7_24","unstructured":"Burtscher, M., Ganusov, I.: Automatic synthesis of high-speed processor simulators, MICRO 37: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture, pages 55\u201366, (2004)"},{"key":"24_CR8_24","unstructured":"Bermudo, N., Horspool, R.N., Krall, A.: Control flow graph reconstruction for reverse compilation of assembly language programs with delayed instructions, SCAM\u201905: Proceedings of the Fifth InternationalWorkshop on Source Code Analysis andManipulation, pages 107\u2013116, (2005)"},{"key":"24_CR9_24","doi-asserted-by":"crossref","unstructured":"Brandner, F.: Precise simulation of interrupts using a rollback mechanism, SCOPES \u201909: Proceedings of the 12th International Workshop on Software and Compilers for Embedded Systems, pages 71\u201380, (2009)","DOI":"10.1145\/1543820.1543833"},{"key":"24_CR10_24","unstructured":"Cofer, R.C., Harding, B.: Rapid System Prototyping with FPGAs: Accelerating the Design Process, Newnes, (2005)"},{"key":"24_CR11_24","unstructured":"Chung, E.S., Hoe, J.C., Falsafi, B.: ProtoFlex: Co-simulation for component-wise FPGA emulator development, WARFP \u201906: In Proceedings of the 2nd Workshop on Architecture Research using FPGA Platforms, (2006)"},{"key":"24_CR12_24","doi-asserted-by":"crossref","unstructured":"Cmelik, B., Keppel, D.: Shade: A fast instruction-set simulator for execution profiling, SIGMETRICS \u201994: Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 128\u2013137, (1994)","DOI":"10.1145\/183018.183032"},{"key":"24_CR13_24","doi-asserted-by":"crossref","unstructured":"Chung, E.S., Nurvitadhi, E., Hoe, J.C., Falsafi, B., Mai, K.: A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs. FPGA \u201908: Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, pages 77\u201386, (2008)","DOI":"10.1145\/1344671.1344684"},{"issue":"2","key":"24_CR14_24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1534916.1534925","volume":"2","author":"ES Chung","year":"2009","unstructured":"Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Mai, K., Falsafi, B.: ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs. ACM Transactions on Reconfigurable Technology and Systems, 2(2):1\u201332, (2009)","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"24_CR15_24","doi-asserted-by":"crossref","unstructured":"Chiou, D., Sunwoo, D., Kim, J., Patil, N., Reinhart, W.H., Johnson, D.E., Xu, Z.: The FAST methodology for high-speed SoC\/computer simulation, ICCAD \u201907: Proceedings of the 2007 IEEE\/ACM International Conference on Computer-Aided Design, pages 295\u2013302, (2007)","DOI":"10.1109\/ICCAD.2007.4397280"},{"key":"24_CR16_24","doi-asserted-by":"crossref","unstructured":"Chiou, D., Sunwoo, D., Kim, J., Patil, N., Reinhart, W.H., Johnson, D.E., Keefe, J., Angepat, H.: FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators, MICRO \u201907: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, pages 249\u2013261, (2007)","DOI":"10.1109\/MICRO.2007.36"},{"key":"24_CR17_24","unstructured":"Chiou, D., Sanjeliwala, H., Sunwoo, D., Xu, J.Z., Patil, N.: FPGA-based fast, cycle-accurate, full-system simulators, WARFP\u201906: Proceedings of the second Workshop on Architecture Research using FPGA Platforms, (2006)"},{"key":"24_CR18_24","unstructured":"Dehnert, J.C., Grant, B.K, Banning, J.P., Johnson, R., Kistler, T., Klaiber, A.,Mattson, J.: The Transmeta Code MorphingTM software: Using speculation, recovery, and adaptive retranslation to address real-life challenges, CGO \u201903: Proceedings of the International Symposium on Code Generation and Optimization, pages 15\u201324, (2003)"},{"key":"24_CR19_24","doi-asserted-by":"crossref","unstructured":"Ebcio\u02d8glu, K.,Altman, E.R.: DAISY: Dynamic compilation for 100% architectural compatibility, ISCA \u201997: Proceedings of the 24th International Symposium on Computer Architecture, pages 26\u201337, (1997)","DOI":"10.1145\/264107.264126"},{"issue":"2","key":"24_CR20_24","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/2.982918","volume":"35","author":"J Emer","year":"2002","unstructured":"Emer, J., Ahuja, P., Borch, E., Klauser, A., Luk, C.-K., Manne, S., Mukherjee, S.S., Patil, H., Wallace, S., Binkert, N., Espasa, R., Juan, T.: Asim: A performance model framework, Computer, 35(2):68\u201376, (2002)","journal-title":"Computer"},{"key":"24_CR21_24","unstructured":"Ebcio\u02d8glu, K., Altman, E.R., Gschwind, M., Sathaye, S.: Optimizations and oracle parallelism with dynamic translation, MICRO 32: Proceedings of the 32nd annual ACM\/IEEE International Symposium on Microarchitecture, pages 284\u2013295, (1999)"},{"issue":"6","key":"24_CR22_24","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/12.931892","volume":"50","author":"K Ebcio\u02d8glu","year":"2001","unstructured":"Ebcio\u02d8glu, K., Altman, E., Gschwind, M., Sathaye, S.: Dynamic binary translation and optimization, IEEE Transactions on Computers, 50(6):529\u2013548, (2001)","journal-title":"IEEE Transactions on Computers"},{"key":"24_CR23_24","doi-asserted-by":"crossref","unstructured":"Errico, J.D., Qin, W.: Constructing portable compiled instruction-set simulators - an ADLdriven approach, DATE \u201906: Proceedings of the Conference on Design, Automation and Test in Europe, pages 112\u2013117, (2006)","DOI":"10.1109\/DATE.2006.244006"},{"issue":"8","key":"24_CR24_24","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1016\/j.sysarc.2006.11.003","volume":"53","author":"S Farfeleder","year":"2007","unstructured":"Farfeleder, S., Krall, A., Horspool, R.N.: Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures, EUROMICRO Journal of Systems Architecture, 53(8):501\u2013510, (2007)","journal-title":"EUROMICRO Journal of Systems Architecture"},{"key":"24_CR25_24","doi-asserted-by":"crossref","unstructured":"Fytraki, S., Pnevmatikatos, D.: ReSim, a trace-driven, reconfigurable ILP processor simulator, DATE \u201909: Proceedings of Design, Automation and Test in Europe 2009, (2009)","DOI":"10.1109\/DATE.2009.5090722"},{"key":"24_CR26_24","unstructured":"Fauth, A., Van Praet, J., Freericks, M.: Describing instruction set processors using nML, EDTC \u201995: Proceedings of the 1995 European Conference on Design and Test, pages 503\u2013507, (1995)"},{"issue":"1","key":"24_CR27_24","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1145\/373574.373592","volume":"29","author":"M Gschwind","year":"2001","unstructured":"Gschwind, M., Altman, E.: Optimization and precise exceptions in dynamic compilation, ACM SIGARCH Computer Architecture News, 29(1):66\u201374, (2001)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"3","key":"24_CR28_24","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/2.825696","volume":"33","author":"M Gschwind","year":"2000","unstructured":"Gschwind, M., Altman, E.R., Sathaye, S., Ledak, P., Appenzeller, D.: Dynamic and transparent binary translation, Computer, 33(3):54\u201359, (2000)","journal-title":"Computer"},{"key":"24_CR29_24","doi-asserted-by":"crossref","unstructured":"Gao, L., Kraemer, S., Leupers, R., Ascheid, G., Meyr, H.. A fast and generic hybrid simulation approach using C virtual machine, CASES \u201907: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 3\u201312, (2007)","DOI":"10.1145\/1289881.1289885"},{"key":"24_CR30_24","doi-asserted-by":"crossref","unstructured":"Goossens, G., Lanneer, D., Geurts, W., Van Praet, J.: Design of ASIPs in multi-processor SoCs using the Chess\/Checkers retargetable tool suite, International Symposium on Systemon-Chip, pages 1\u20134, (2006)","DOI":"10.1109\/ISSOC.2006.321968"},{"key":"24_CR31_24","doi-asserted-by":"crossref","unstructured":"Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: A language for architecture exploration through compiler\/simulator retargetability, DATE \u201999: Proceedings of the Conference on Design, Automation and Test in Europe, pages 485\u2013490, (1999)","DOI":"10.1145\/307418.307549"},{"key":"24_CR32_24","volume-title":"Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon)","author":"P Ienne","year":"2006","unstructured":"Ienne, P., Leupers, R.: Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon), Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, (2006)"},{"key":"24_CR33_24","doi-asserted-by":"crossref","unstructured":"Jones, D., Topham, N.P.: High speed CPU simulation using LTU dynamic binary translation. In HiPEAC\u201909: Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, pages 50\u201364, (2009)","DOI":"10.1007\/978-3-540-92990-1_6"},{"key":"24_CR34_24","doi-asserted-by":"crossref","unstructured":"Krall, A., Farfeleder, S., Horspool, R.N.: Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures, SAMOS \u201905: Proceedings of the International Workshop on Systems, Architectures, Modeling, and Simulation, LNCS 3553, pages 222\u2013231, (2005)","DOI":"10.1007\/11512622_24"},{"key":"24_CR35_24","doi-asserted-by":"crossref","unstructured":"Kudlugi,M., Hassoun, S., Selvidge, C., Pryor, D.: A transaction-based unified simulation\/emulation architecture for functional verification. DAC \u201901: Proceedings of the 38th Conference on Design Automation, pages 623\u2013628, (2001)","DOI":"10.1145\/378239.379036"},{"issue":"9","key":"24_CR36_24","doi-asserted-by":"publisher","first-page":"963","DOI":"10.1002\/spe.4380110908","volume":"11","author":"P Klint","year":"1981","unstructured":"Klint, P.: Interpretation techniques, Software: Practice and Experience, 11(9):963\u2013 973, (1981)","journal-title":"Software: Practice and Experience"},{"key":"24_CR37_24","unstructured":"Larus, J. Assemblers, linkers and the SPIM simulator, in Patterson, D.A., Hennessy, J.L., editors, Computer Organization and Design: The Hardware\/software Interface, Morgan Kaufmann, (2005)"},{"issue":"8","key":"24_CR38_24","doi-asserted-by":"publisher","first-page":"877","DOI":"10.1002\/spe.4380210807","volume":"21","author":"C Mills","year":"1991","unstructured":"Mills, C., Ahalt, S.C., Fowler, J.: Compiled instruction set simulation, Software: Practice and Experience, 21(8):877\u2013889, (1991)","journal-title":"Software: Practice and Experience"},{"key":"24_CR39_24","doi-asserted-by":"crossref","unstructured":"Magnusson, P.S.. Efficient instruction cache simulation and execution profiling with a threaded-code interpreter, WSC \u201997: Proceedings of the 29th Conference on Winter Simulation, pages 1093\u20131100, (1997)","DOI":"10.1145\/268437.268745"},{"key":"24_CR40_24","doi-asserted-by":"crossref","unstructured":"May, C.: Mimic: a fast System\/370 simulator, Symposium on Interpreters and Interpretive Techniques, pages 1\u201313, (1987)","DOI":"10.1145\/960114.29651"},{"issue":"2","key":"24_CR41_24","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., H\u00e5llberg, G., H\u00f6gberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform, Computer, 35(2):50\u201358, (2002)","journal-title":"Computer"},{"key":"24_CR42_24","volume-title":"Processor Description Languages","author":"P Mishra","year":"2008","unstructured":"Mishra, P. and Dutt, N.: Processor Description Languages, Volume 1, Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, (2008)"},{"key":"24_CR43_24","doi-asserted-by":"crossref","unstructured":"Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H., Hoffmann, A.: A universal technique for fast and flexible instruction-set architecture simulation, DAC \u201902: Proceedings of the 39th Conference on Design Automation, pages 22\u201327, (2002)","DOI":"10.1145\/513918.513927"},{"issue":"12","key":"24_CR44_24","first-page":"3464","volume":"E89-A","author":"Y Nakamura","year":"2006","unstructured":"Nakamura, Y., Hosokawa, K.. Fast FPGA-emulation-based simulation environment for custom processors, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, E89-A(12):3464\u20133470, (2006)","journal-title":"Communications and Computer Sciences"},{"key":"24_CR45_24","doi-asserted-by":"crossref","unstructured":"Nakamura, Y., Hosokawa, K., Kuroda, K., Yoshikawa, K., Yoshimura, T.: A fast hardware\/-software co-verification method for system-on-a-chip by using a C\/C++ simulator and FPGA emulator with shared register communication, DAC \u201904: Proceedings of the 41st annual Conference on Design Automation, pages 299\u2013304, (2004)","DOI":"10.1145\/996566.996655"},{"issue":"4","key":"24_CR46_24","doi-asserted-by":"publisher","first-page":"815","DOI":"10.1145\/362652.362662","volume":"5","author":"S Pees","year":"2000","unstructured":"Pees, S., Hoffmann, A., Meyr, H.: Retargetable compiled simulation of embedded processors using a machine description language, ACM Transactions on Design Automation of Electronic Systems, 5(4):815\u2013834, (2000)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"24_CR47_24","doi-asserted-by":"crossref","unstructured":"Proebsting, T.A.: Optimizing an ANSI C interpreter with superoperators, POPL \u201995: Proceedings of the 22nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 322\u2013332, (1995)","DOI":"10.1145\/199448.199526"},{"key":"24_CR48_24","doi-asserted-by":"crossref","unstructured":"Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: Quick performance models quickly: Closely-coupled partitioned simulation on FPGAs, ISPASS \u201908: IEEE International Symposium on Performance Analysis of Systems and Software, pages 1\u201310, (2008)","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"24_CR49_24","doi-asserted-by":"crossref","unstructured":"Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: A-Ports: An efficient abstraction for cycle-accurate performance models on FPGAs, FPGA \u201908: Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, pages 87\u201396, (2008)","DOI":"10.1145\/1344671.1344685"},{"key":"24_CR50_24","unstructured":"Roeven, H., Coninx, J., Ade, M.: CoolFlux DSP: The embedded ultra low power Cprogrammable DSP core, GSPx\u201904: International Signal Processing Conference, pages 1\u20137, (2004)"},{"key":"24_CR51_24","unstructured":"Reshadi, M., Dutt, N.: Generic pipelined processor modeling and high performance cycleaccurate simulator generation, DATE \u201905: Proceedings of the Conference on Design, Automation and Test in Europe, pages 786\u2013791, (2005)"},{"issue":"2","key":"24_CR52_24","doi-asserted-by":"publisher","first-page":"431","DOI":"10.1145\/1151074.1151083","volume":"5","author":"M Reshadi","year":"2006","unstructured":"Reshadi, M., Dutt, N., Mishra, P.: A retargetable framework for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems, 5(2):431\u2013452, (2006)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"4","key":"24_CR53_24","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/88.473612","volume":"3","author":"M Rosenblum","year":"1995","unstructured":"Rosenblum, M., Herrod, S.A.,Witchel, E., Gupta, A.: Complete computer system simulation: The SimOS approach, IEEE Parallel & Distributed Technology, 3(4):34\u201343, (1995)","journal-title":"IEEE Parallel & Distributed Technology"},{"key":"24_CR54_24","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Mishra, P., Dutt, N.: Instruction set compiled simulation: A technique for fast and flexible instruction set simulation, Proceedings of the 40th Conference on Design Automation, pages 758\u2013763, (2003)","DOI":"10.1145\/775832.776026"},{"issue":"3","key":"24_CR55_24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1509288.1509292","volume":"8","author":"M Reshadi","year":"2009","unstructured":"Reshadi, M., Mishra, P., Dutt, N.: Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems, 8(3):1\u201327, (2009)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"24_CR56_24","unstructured":"Schnerr, J., Bringmann, O., Rosenstiel, W.: Cycle accurate binary translation for simulation acceleration in rapid prototyping of SoCs, DATE \u201905: Proceedings of the Conference on Design, Automation and Test in Europe, pages 792\u2013797, (2005)"},{"issue":"2","key":"24_CR57_24","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1145\/151220.151227","volume":"36","author":"RL Sites","year":"1993","unstructured":"Sites, R.L., Chernoff, A., Kirk, M.B., Marks, M.P., Robinson, S.G.: Binary translation, Communications of the ACM, 36(2):69\u201381, (1993)","journal-title":"Communications of the ACM"},{"key":"24_CR58_24","unstructured":"Schnerr, J., Haug, G., Rosenstiel, W.: Instruction set emulation for rapid prototyping of SoCs, DATE \u201903: Proceedings of the Conference on Design, Automation and Test in Europe, pages 562\u2013567, (2003)"},{"key":"24_CR59_24","unstructured":"Sathaye, S., Ledak, P., Leblanc, J., Kosonocky, S., Gschwind, M., Fritts, J., Bright, A., Altman, E., Agricola, C.: BOA: Targeting multi-gigahertz with binary translation, Proceedings of the 1999 Workshop on Binary Translation, pages 2\u201311, (1999)"},{"key":"24_CR60_24","unstructured":"Suh, T., Lee, H.-H.S., Lu, S.-L., Shen, J.: Initial observations of hardware\/software cosimulation using FPGA in architectural research, WARFP\u201906: In Proceedings of the 2nd Workshop on Architecture Research using FPGA Platforms, (2006)"},{"key":"24_CR61_24","doi-asserted-by":"crossref","unstructured":"Smith, E., Nair, R.: Virtual Machines, Morgan Kaufman, (2005)","DOI":"10.1016\/B978-155860910-5\/50004-5"},{"key":"24_CR62_24","unstructured":"Open SystemC Initiative. http:\/\/www.systemc.org\/home."},{"key":"24_CR63_24","doi-asserted-by":"crossref","unstructured":"Vachharajani, M., Vachharajani, N., August, D.I.: The Liberty Structural Specification Language: A high-level modeling language for component reuse, PLDI \u201904: Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation, pages 195\u2013206, (2004)","DOI":"10.1145\/996841.996865"},{"issue":"3","key":"24_CR64_24","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1145\/1151690.1151691","volume":"24","author":"M Vachharajani","year":"2006","unstructured":"Vachharajani, M., Vachharajani, N., Penry, D.A., Blome, J.A., Malik, S., and August, D.I.: The Liberty Simulation Environment: A deliberate approach to high-level system modeling, ACM Transactions on Computer Systems, 24(3):211\u2013249, (2006)","journal-title":"ACM Transactions on Computer Systems"},{"key":"24_CR65_24","doi-asserted-by":"crossref","unstructured":"Witchel, E., Rosenblum, M.: Embra: Fast and flexible machine simulation, SIGMETRICS \u201996: Proceedings of the 1996 ACMSIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 68\u201379, (1996)","DOI":"10.1145\/233013.233025"},{"issue":"3","key":"24_CR66_24","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/TC.2006.44","volume":"55","author":"JJ Yi","year":"2006","unstructured":"Yi, J.J., Lilja, D.J.: Simulation of computer architectures: Simulators, benchmarks, methodologies, and recommendations, IEEE Transactions on Computers, 55(3):268\u2013280, (2006)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6345-1_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T17:35:54Z","timestamp":1674840954000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6345-1_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9781441963444","9781441963451"],"references-count":66,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6345-1_24","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-1-4419-6345-1","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"16 July 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}