{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T00:01:10Z","timestamp":1742947270308,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":63,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441963444"},{"type":"electronic","value":"9781441963451"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-1-4419-6345-1_35","type":"book-chapter","created":{"date-parts":[[2010,9,9]],"date-time":"2010-09-09T15:21:10Z","timestamp":1284045670000},"page":"1007-1040","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip"],"prefix":"10.1007","author":[{"given":"Iuliana","family":"Bacivarov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Haid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,7,16]]},"reference":[{"key":"35_CR1_35","doi-asserted-by":"crossref","unstructured":"Kienhuis, B., Deprettere, E., Vissers, K., van der Wolf, P.: An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures. In: Proc. Int\u2019l Conf. on Application- Specific Systems, Architectures and Processors (ASAP), Washington, DC, USA (July 1997) 338\u2013349","DOI":"10.1109\/ASAP.1997.606839"},{"issue":"5","key":"35_CR2_35","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/MDT.2006.112","volume":"23","author":"D Densmore","year":"2006","unstructured":"Densmore, D., Sangiovanni-Vincentelli, A., Passerone, R.: A Platform-Based Taxonomy for ESL Design. IEEE Design & Test of Computers 23(5) (May 2006) 359\u2013374","journal-title":"IEEE Design & Test of Computers"},{"key":"35_CR3_35","unstructured":"Kahn, G.: The Semantics of a Simple Language for Parallel Programming. In: Proc. IFIP Congress, Stockholm, Sweden (August 1974) 471\u2013475"},{"key":"35_CR4_35","unstructured":"Ptolemy Web Site. http:\/\/ptolemy.eecs.berkeley.edu"},{"issue":"4","key":"35_CR5_35","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MC.2003.1193228","volume":"36","author":"F Balarin","year":"2003","unstructured":"Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A.: Metropolis: An Integrated Electronic System Design Environment. Computer 36(4) (April 2003) 45\u201352","journal-title":"Computer"},{"key":"35_CR6_35","unstructured":"MathWorks Real-Time Workshop. http:\/\/www.mathworks.com\/products\/rtw\/"},{"key":"35_CR7_35","unstructured":"NI LabVIEW Microprocessor SDK. http:\/\/www.ni.com\/labview\/microprocessor_sdk.htm"},{"issue":"1","key":"35_CR8_35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1455229.1455230","volume":"14","author":"J Keinert","year":"2009","unstructured":"Keinert, J., Streub\u00fchr, M., Schlichter, T., Falk, J., Gladigau, J., Haubelt, C., Teich, J., Meredith, M.: System Co Designer \u2014 An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications. ACM Trans. on Design Automation of Electronic Systems 14(1) (January 2009) 1:1\u20131:23","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"issue":"3","key":"35_CR9_35","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1255456.1255461","volume":"12","author":"S Ha","year":"2007","unstructured":"Ha, S., Kim, S., Lee, C., Yi, Y., Kwon, S., Joo, Y.P.: Pea CE: A Hardware-Software Codesign Environment for Multimedia Embedded Systems. ACM Trans. on Design Automation of Electronic Systems 12(3) (August 2007) 1\u201325","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"issue":"2","key":"35_CR10_35","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"AD Pimentel","year":"2006","unstructured":"Pimentel, A.D., Erbas, C., Polstra, S.: A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels. IEEE Trans. on Computers 55(2) (February 2006) 99\u2013112","journal-title":"IEEE Trans. on Computers"},{"key":"35_CR11_35","doi-asserted-by":"crossref","unstructured":"Thiele, L., Bacivarov, I., Haid, W., Huang, K.: Mapping Applications to Tiled Multiprocessor Embedded Systems. In: Proc. Int\u2019l Conf. on Application of Concurrency to System Design (ACSD), Bratislava, Slovak Republic (July 2007) 29\u201340","DOI":"10.1109\/ACSD.2007.53"},{"issue":"3","key":"35_CR12_35","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1109\/TCAD.2007.911337","volume":"27","author":"H Nikolov","year":"2008","unstructured":"Nikolov, H., Stefanov, T., Deprettere, E.: Systematic and Automated Multiprocessor System Design, Programming, and Implementation. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 27(3) (March 2008) 542\u2013555","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"35_CR13_35","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1145\/1151074.1151077","volume":"5","author":"T Kangas","year":"2006","unstructured":"Kangas, T., Kukkala, P., Orsila, H., Salminen, E., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T.D.: UMLBased Multiprocessor So C Design Framework. ACM Trans. on Embedded Computing Systems 5(2) (May 2006) 281\u2013320","journal-title":"ACM Trans. on Embedded Computing Systems"},{"issue":"3","key":"35_CR14_35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1367045.1367049","volume":"31","author":"A Kumar","year":"2008","unstructured":"Kumar, A., Fernando, S., Ha, Y., Mesman, B., Corporaal, H.: Multiprocessor Systems Synthesis for Multiple Use-Cases of Multiple Applications on FPGA. ACM Trans. on Design Automation of Electronic Systems 31(3) (July 2008) 40:1\u201340:27","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"key":"35_CR15_35","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S.S., Brebner, G., Janneck, J.W., Eker, J., von Platen, C., Mattavelli, M., Raulet, M.: OpenDF \u2014 A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems. In: First Swedish Workshop on Multi-Core Computing (MCC), Uppsala, Sweden (November 2008)","DOI":"10.1145\/1556444.1556449"},{"issue":"8","key":"35_CR16_35","doi-asserted-by":"publisher","first-page":"854","DOI":"10.1109\/TVLSI.2006.878473","volume":"14","author":"SA Edwards","year":"2006","unstructured":"Edwards, S.A., Tardieu, O.: SHIM: A Deterministic Model for Heterogeneous Embedded Systems. IEEE Trans. on VLSI Systems 14(8) (August 2006) 854\u2013867","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"35_CR17_35","doi-asserted-by":"crossref","unstructured":"Gordon, M.I., Thies, W., Amarasinghe, S.: Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in Stream Programs. In: Proc. Int\u2019l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose, CA, USA (October 2006) 151\u2013162","DOI":"10.1145\/1168917.1168877"},{"key":"35_CR18_35","doi-asserted-by":"crossref","unstructured":"Kienhuis, B., Rijpkema, E., Deprettere, E.: Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. In: Proc. of the Int\u2019l Workshop on Hardware\/ Software Codesign (CODES), San Diego, CA, USA (May 2000) 13\u201317","DOI":"10.1145\/334012.334015"},{"key":"35_CR19_35","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/75947","volume":"2007","author":"S Verdoolaege","year":"2007","unstructured":"Verdoolaege, S., Nikolov, H., Stefanov, T.: PN: A Tool for Improved Derivation of Process Networks. EURASIP Journal on Embedded Systems 2007 (2007)","journal-title":"EURASIP Journal on Embedded Systems"},{"issue":"3","key":"35_CR20_35","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1504\/IJES.2008.020299","volume":"3","author":"AD Pimentel","year":"2008","unstructured":"Pimentel, A.D.: The Artemis Workbench for System-Level Performance Evaluation of Embedded Systems. Int. J. Embedded Systems 3(3) (2008) 181\u2013196","journal-title":"Int. J. Embedded Systems"},{"key":"35_CR21_35","doi-asserted-by":"crossref","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing Hardware from Dataflow Programs: An MPEG-4 Simple Profile Decoder Case Study. In: IEEE Workshop on Signal Processing Systems (SiPS), Washington, D.C., USA (October 2008) 287\u2013292","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"35_CR22_35","doi-asserted-by":"crossref","unstructured":"Vasudevan, N., Edwards, S.A.: Celling SHIM: Compiling Deterministic Concurrency to a Heterogeneous Multicore. In: Proc. ACM Symposium on Applied Computing (SAC), Honolulu, HI, USA (March 2009) 1626\u20131631","DOI":"10.1145\/1529282.1529649"},{"issue":"2","key":"35_CR23_35","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1145\/129630.129635","volume":"35","author":"D Gelernter","year":"1992","unstructured":"Gelernter, D., Carriero, N.: Coordination Languages and Their Significance. Commun. ACM 35(2) (February 1992) 97\u2013107","journal-title":"Commun. ACM"},{"key":"35_CR24_35","volume-title":"Bounded Scheduling of Process Networks","author":"TM Parks","year":"1995","unstructured":"Parks, T.M.: Bounded Scheduling of Process Networks. PhD thesis, University of California, Berkeley (December 1995)"},{"key":"35_CR25_35","unstructured":"IBM SDK for Multicore Acceleration. http:\/\/www-128.ibm.com\/developerworks\/power\/cell\/"},{"key":"35_CR26_35","doi-asserted-by":"crossref","unstructured":"Gonz\u00e1lez Harbour, M., Guti\u00e9rrez Garc\u00eda, J.J., Palencia Guti\u00e9rrez, J.C., Drake Moyano, J.M.: MAST: Modeling and Analysis Suite for Real Time Applications. In: Proc. Euromicro Conference on Real-Time Systems, Delft, The Netherlands (June 2001) 125\u2013134","DOI":"10.1109\/EMRTS.2001.934015"},{"key":"35_CR27_35","doi-asserted-by":"crossref","unstructured":"Chakraborty, S., K\u00fcnzli, S., Thiele, L.: A General Framework for Analyzing System Properties in Platform-Based Embedded System Design. In: Proc. Design, Automation and Test in Europe (DATE), Munich, Germany (March 2003) 190\u2013195","DOI":"10.1109\/DATE.2003.1253607"},{"issue":"2","key":"35_CR28_35","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1049\/ip-cdt:20045088","volume":"152","author":"R Henia","year":"2005","unstructured":"Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System Level Performance Analysis \u2014 The SymTA\/S Approach. IEE Proceedings Computers and Digital Techniques 152(2) (March 2005) 148\u2013166","journal-title":"IEE Proceedings Computers and Digital Techniques"},{"issue":"2","key":"35_CR29_35","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R Alur","year":"1994","unstructured":"Alur, R., Dill, D.L.: A Theory of Timed Automata. Theoretical Computer Science 126(2) (April 1994) 183\u2013235","journal-title":"Theoretical Computer Science"},{"key":"35_CR30_35","doi-asserted-by":"crossref","unstructured":"Hendriks, M., Verhoef, M.: Timed Automata Based Analysis of Embedded System Architectures. In: Workshop on Parallel and Distributed Real-Time Systems, Rhodes, Greece (April 2006)","DOI":"10.1109\/IPDPS.2006.1639422"},{"key":"35_CR31_35","doi-asserted-by":"crossref","unstructured":"Perathoner, S., Wandeler, E., Thiele, L., Hamann, A., Schliecker, S., Henia, R., Racu, R., Ernst, R., Gonz\u00e1lez Harbour, M.: Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems. In: Proc. Int\u2019l Conf. on Embedded Software (EMSOFT), Salzburg, Austria (October 2007) 193\u2013202","DOI":"10.1145\/1289927.1289959"},{"key":"35_CR32_35","doi-asserted-by":"crossref","unstructured":"Wandeler, E., Thiele, L.: Optimal TDMA Time Slot and Cycle Length Allocation for Hard Real-Time Systems. In: Proc. Asia and South Pacific Conf. on Design Automation (ASPDAC), Yokohama, Japan (January 2006) 479\u2013484","DOI":"10.1145\/1118299.1118417"},{"key":"35_CR33_35","doi-asserted-by":"crossref","unstructured":"Hamann, A., Racu, R., Ernst, R.: Multi-Dimensional Robustness Optimization in Heterogeneous Distributed Embedded Systems. In: Proc. Real Time and Embedded Technology and Applications Symposium (RTAS), Bellevue, WA, United States (April 2007) 269\u2013280","DOI":"10.1109\/RTAS.2007.19"},{"key":"35_CR34_35","doi-asserted-by":"crossref","unstructured":"Kraemer, S., Gao, L., Weinstock, J., Leupers, R., Ascheid, G., Meyr, H.: HySim: A Fast Simulation Framework for Embedded Software Development. In: Proc. Int\u2019l Conf. on Hardware\/ Software Codesign and System Synthesis (CODES+ISSS), Salzburg, Austria (October 2007) 75\u201380","DOI":"10.1145\/1289816.1289837"},{"key":"35_CR35_35","doi-asserted-by":"crossref","unstructured":"Schliecker, S., Stein, S., Ernst, R.: Performance Analysis of Complex Systems by Integration of Dataflow Graphs and Compositional Performance Analysis. In: Proc. Design, Automation and Test in Europe (DATE). (March 2007) 273\u2013278","DOI":"10.1109\/DATE.2007.364603"},{"key":"35_CR36_35","doi-asserted-by":"crossref","unstructured":"K\u00fcnzli, S., Hamann, A., Ernst, R., Thiele, L.: Combined Approach to System Level Performance Analysis of Embedded Systems. In: Proc. Int\u2019l Conf. on Hardware\/Software Codesign and System Synthesis (CODES\/ISSS), Salzburg, Austria (October 2007) 63\u201368","DOI":"10.1145\/1289816.1289835"},{"key":"35_CR37_35","doi-asserted-by":"crossref","unstructured":"K\u00fcnzli, S., Poletti, F., Benini, L., Thiele, L.: Combining Simulation and Formal Methods for System-Level Performance Analysis. In: Proc. Design, Automation and Test in Europe (DATE). (March 2006) 236\u2013241","DOI":"10.1109\/DATE.2006.244109"},{"issue":"2","key":"35_CR38_35","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1016\/S0167-9260(04)00032-X","volume":"38","author":"M Gries","year":"2004","unstructured":"Gries, M.: Methods for Evaluating and Covering the Design Space during Early Design Development. Integration, the VLSI Journal 38(2) (December 2004) 131\u2013183","journal-title":"Integration, the VLSI Journal"},{"key":"35_CR39_35","doi-asserted-by":"crossref","unstructured":"de Kock, E.A., Essink, G., Smits, W.J.M., van der Wolf, P., Brunel, J.Y., Kruijtzer, W.M., Lieverse, P., Vissers, K.A.: YAPI: Application Modeling for Signal Processing Systems. In: Proc. Design Automation Conference (DAC), Los Angeles, CA, USA (June 2000) 402\u2013405","DOI":"10.1145\/337292.337511"},{"key":"35_CR40_35","doi-asserted-by":"crossref","unstructured":"Edwards, S.A., Vadudevan, N., Tardieu, O.: Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads. In: Proc. Design, Automation and Test in Europe (DATE), Munich, Germany (March 2008) 1498\u20131503","DOI":"10.1145\/1403375.1403735"},{"issue":"1","key":"35_CR41_35","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/JSSC.2005.859896","volume":"41","author":"DC Pham","year":"2006","unstructured":"Pham, D.C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P.M., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D.L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor. IEEE Journal of Solid-State Circuits 41(1) (January 2006) 179\u2013196","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"35_CR42_35","doi-asserted-by":"crossref","unstructured":"Paolucci, P.S., Jerraya, A.A., Leupers, R., Thiele, L., Vicini, P.: SHAPES: A Tiled Scalable Software Hardware Architecture Platform for Embedded Systems. In: Proc. Int\u2019l Conf. on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), Seoul, South Korea (October 2006) 167\u2013172","DOI":"10.1145\/1176254.1176297"},{"issue":"14","key":"35_CR43_35","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s11265-005-6648-1","volume":"41","author":"L Benini","year":"2005","unstructured":"Benini, L., Bertozzi, D., Alessandro, B., Menichelli, F., Olivieri, M.: MPARM: Exploring the Multi-Processor So C Design Space with System C. The Journal of VLSI Signal Processing 41 (September 2005) 169\u2013182(14)","journal-title":"The Journal of VLSI Signal Processing"},{"key":"35_CR44_35","unstructured":"RTEMS Home Page. http:\/\/www.rtems.com"},{"key":"35_CR45_35","doi-asserted-by":"crossref","unstructured":"Haid, W., Schor, L., Huang, K., Bacivarov, I., Thiele, L.: Efficient Execution of Kahn Process Networks on Multi-Processor Systems Using Protothreads and Windowed FIFOs. In: Proc. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTI Media), Grenoble, France (October 2009) 35\u201344","DOI":"10.1109\/ESTMED.2009.5336828"},{"issue":"3","key":"35_CR46_35","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/5.558710","volume":"85","author":"S Edwards","year":"1997","unstructured":"Edwards, S., Lavagno, L., Lee, E.A., Sangiovanni-Vincentelli, A.: Design of Embedded Systems: FormalModels, Validation, and Synthesis. Proceedings of the IEEE 85(3) (March 1997) 366\u2013390","journal-title":"Proceedings of the IEEE"},{"issue":"1","key":"35_CR47_35","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1109\/JPROC.2002.805821","volume":"91","author":"H Kopetz","year":"2003","unstructured":"Kopetz, H., Bauer, G.: The Time-Triggered Architecture. Proceedings of the IEEE 91(1) (January 2003) 112\u2013126","journal-title":"Proceedings of the IEEE"},{"issue":"1","key":"35_CR48_35","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/JPROC.2002.805825","volume":"91","author":"TA Henzinger","year":"2003","unstructured":"Henzinger, T.A., Horowitz, B., Kirsch, C.M.: Giotto: A Time-Triggered Language for Embedded Programming. Proceedings of the IEEE 91(1) (January 2003) 84\u201399","journal-title":"Proceedings of the IEEE"},{"issue":"1","key":"35_CR49_35","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste, A., Caspi, P., Edwards, S.A., Halbwachs, N., Le Guernic, P., De Simone, R.: The Synchronous Languages 12 Years Later. Proceedings of the IEEE 91(1) (January 2003) 64\u201383","journal-title":"Proceedings of the IEEE"},{"issue":"6","key":"35_CR50_35","doi-asserted-by":"publisher","first-page":"649","DOI":"10.1007\/s10009-006-0019-5","volume":"8","author":"E Wandeler","year":"2006","unstructured":"Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System Architecture Evaluation Using Modular Performance Analysis: A Case Study. Int\u2019l Journal on Software Tools for Technology Transfer (STTT) 8(6) (November 2006) 649\u2013667","journal-title":"Int\u2019l Journal on Software Tools for Technology Transfer (STTT)"},{"key":"35_CR51_35","doi-asserted-by":"crossref","unstructured":"Thiele, L., Chakraborty, S., Naedele, M.: Real-Time Calculus for Scheduling Hard Real-Time Systems. In: Proc. Int\u2019l Symposium on Circuits and Systems (ISCAS). Volume 4., Geneva, Switzerland (March 2000) 101\u2013104","DOI":"10.1109\/ISCAS.2000.858698"},{"issue":"1","key":"35_CR52_35","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/18.61109","volume":"37","author":"RL Cruz","year":"1991","unstructured":"Cruz, R.L.: A Calculus for Network Delay, Part I: Network Elements in Isolation. IEEE Trans. Inf. Theory 37(1) (January 1991) 114\u2013131","journal-title":"IEEE Trans. Inf. Theory"},{"key":"35_CR53_35","doi-asserted-by":"crossref","unstructured":"Le Boudec, J.Y., Thiran, P.: Network Calculus\u2014A Theory of Deterministic Queuing Systems for the Internet. Volume 2050 of Lecture Notes in Computer Science. Springer Verlag (2001)","DOI":"10.1007\/3-540-45318-0"},{"key":"35_CR54_35","unstructured":"Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox. http:\/\/www.mpa.ethz.ch\/Rtctoolbox (2006)"},{"key":"35_CR55_35","doi-asserted-by":"crossref","unstructured":"Haid,W., Keller, M., Huang, K., Bacivarov, I., Thiele, L.: Generation and Calibration of Compositional Performance Analysis Models forMulti-Processor Systems. In: Proc. Int\u2019l Conf. on Systems, Architectures, Modeling and Simulation (IC-SAMOS), Samos, Greece (July 2009) 92\u201399","DOI":"10.1109\/ICSAMOS.2009.5289246"},{"issue":"3","key":"35_CR56_35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstr\u00f6m, P.: The Worst-Case Execution Time Problem \u2014Overview of Methods and Survey of Tools. ACM Trans. on Embedded Computing Systems 7(3) (April 2008) 36:1\u201336:53","journal-title":"ACM Trans. on Embedded Computing Systems"},{"issue":"2","key":"35_CR57_35","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11265-007-0085-2","volume":"50","author":"AD Pimentel","year":"2008","unstructured":"Pimentel, A.D., Thompson, M., Polstra, S., Erbas, C.: Calibration of Abstract Performance Models for System System-Level Design Space Exploration. Journal of Signal Processing Systems 50(2) (February 2008) 99\u2013114","journal-title":"Journal of Signal Processing Systems"},{"issue":"4","key":"35_CR58_35","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1109\/4235.797969","volume":"3","author":"E Zitzler","year":"1999","unstructured":"Zitzler, E., Thiele, L.: Multiobjective Evolutionary Algorithms: A Comparative Case Study and the Strength Pareto Approach. IEEE Trans. on Evolutionary Computation 3(4) (November 1999) 257\u2013271","journal-title":"IEEE Trans. on Evolutionary Computation"},{"key":"35_CR59_35","doi-asserted-by":"crossref","unstructured":"Zitzler, E., Thiele, L., Bader, J.: SPAM: Set Preference Algorithm for Multiobjective Optimization. In: Conf. on Parallel Problem Solving From Nature (PPSN), Dortmund, Germany (September 2008) 847\u2013858","DOI":"10.1007\/978-3-540-87700-4_84"},{"key":"35_CR60_35","doi-asserted-by":"crossref","unstructured":"Thiele, L., Chakraborty, S., Gries, M., K\u00fcnzli, S.: A Framework for Evaluating Design Tradeoffs in Packet Processing Architectures. In: Proc. Design Automation Conference (DAC), New Orleans, LA, USA (June 2002) 880\u2013885","DOI":"10.1145\/513918.514136"},{"key":"35_CR61_35","unstructured":"Zitzler, E., Laumanns, M., Thiele, L.: SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In: Proc. Evolutionary Methods for Design, Optimisation, and Control (EUROGEN), Athens, Greece (2001) 95\u2013100"},{"key":"35_CR62_35","doi-asserted-by":"crossref","unstructured":"Bleuler, S., Laumanns, M., Thiele, L., Zitzler, E.: PISA - A Platform and Programming Language Independent Interface for Search Algorithms. In: Int\u2019l Conf. on Evolutionary Multi- Criterion Optimization (EMO), Faro, Portugal (April 2003) 494\u2013508","DOI":"10.1007\/3-540-36970-8_35"},{"issue":"1","key":"35_CR63_35","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/30.125072","volume":"38","author":"GK Wallace","year":"1992","unstructured":"Wallace, G.K.: The JPEG Still Picture Compression Standard. IEEE Trans. on Consumer Electronics 38(1) (Feb 1992) 18\u201334","journal-title":"IEEE Trans. on Consumer Electronics"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6345-1_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T17:34:33Z","timestamp":1740504873000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6345-1_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9781441963444","9781441963451"],"references-count":63,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6345-1_35","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"16 July 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}