{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:55:42Z","timestamp":1725562542797},"publisher-location":"Boston, MA","reference-count":76,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441963994"},{"type":"electronic","value":"9781441964007"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-1-4419-6400-7_2","type":"book-chapter","created":{"date-parts":[[2010,8,4]],"date-time":"2010-08-04T16:08:37Z","timestamp":1280938117000},"page":"41-78","source":"Crossref","is-referenced-by-count":1,"title":["Formal Modeling of Embedded Systems with Explicit Schedules and Routes"],"prefix":"10.1007","author":[{"given":"Julien","family":"Boucaron","sequence":"first","affiliation":[]},{"given":"Anthony","family":"Coadou","sequence":"additional","affiliation":[]},{"given":"Robert","family":"de Simone","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,6,26]]},"reference":[{"key":"2_CR1_2","volume-title":"A stream compiler for communication-exposed architectures","author":"S Amarasinghe","year":"2002","unstructured":"S. Amarasinghe. A stream compiler for communication-exposed architectures. In Proceedings of ASPLOS, 2002."},{"key":"2_CR2_2","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/JSSC.1982.1051685","volume":"17","author":"F Anceau","year":"1982","unstructured":"F. Anceau. A synchronous approach for clocking VLSI systems. IEEE Journal of Solid-State Circuits, 17:51\u201356, 1982.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2_CR3_2","volume-title":"Representation and analysis of reactive behaviors: A synchronous approach","author":"C Andr\u00e9","year":"1996","unstructured":"C. Andr\u00e9. Representation and analysis of reactive behaviors: A synchronous approach. In CESA, 1996."},{"key":"2_CR4_2","volume-title":"Synchronization and Linearity","author":"F Baccelli","year":"1992","unstructured":"F. Baccelli, G. Cohen, G. J. Olsder, and J.-P. Quadrat. Synchronization and Linearity. Wiley, Chichester, West Sussex, UK, 1992."},{"key":"2_CR5_2","volume-title":"Variable-latency design using function speculation","author":"D Baneres","year":"2009","unstructured":"D. Baneres, J. Cortadella, and M. Kishinevsky. Variable-latency design using function speculation. In Proc. Design, Automation and Test in Europe, April 2009."},{"key":"2_CR6_2","first-page":"22","volume-title":"Telescopic units: Increasing the average throughput of pipelined designs by adaptive latency control","author":"L Benini","year":"1997","unstructured":"L. Benini, E. Macii, and M. Poncino. Telescopic units: Increasing the average throughput of pipelined designs by adaptive latency control. In DAC, pages 22\u201327, 1997."},{"issue":"1","key":"2_CR7_2","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone. The synchronous languages 12 years later. Proceedings of the IEEE, 91(1):64\u201383, 2003.","journal-title":"Proceedings of the IEEE"},{"key":"2_CR8_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1389-2","volume-title":"Software Synthesis from Dataflow Graphs","author":"SS Bhattacharyya","year":"1996","unstructured":"S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer, Dordrecht, 1996."},{"key":"2_CR9_2","doi-asserted-by":"publisher","first-page":"397","DOI":"10.1109\/78.485935","volume":"44","author":"G Bilsen","year":"1996","unstructured":"G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete. Cyclo-static dataflow. IEEE Transactions on Signal Processing, 44:397\u2013408, February 1996.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"2_CR10_2","first-page":"500","volume-title":"XEVE, an esterel verification environment","author":"A Bouali","year":"1998","unstructured":"A. Bouali. XEVE, an esterel verification environment. In CAV \u201998: Proceedings of the 10th International Conference on Computer Aided Verification, pages 500\u2013504, London, UK, 1998. Springer."},{"key":"2_CR11_2","volume-title":"Latency-insensitive design: retry relay-station and fusion shell","author":"J Boucaron","year":"2009","unstructured":"J. Boucaron, A. Coadou, and R. de Simone. Latency-insensitive design: retry relay-station and fusion shell. In Formal Methods for Globally Asynchronous Locally Synchronous Design 2009 Proceedings, 2009."},{"key":"2_CR12_2","volume-title":"Kahn-extended event graphs","author":"J Boucaron","year":"2008","unstructured":"J. Boucaron, A. Coadou, B. Ferrero, J.-V. Millo, and R. de Simone. Kahn-extended event graphs. Research Report RR-6541, INRIA, 2008."},{"key":"2_CR13_2","volume-title":"Another glance at relay-stations in latency-insensitive design","author":"J Boucaron","year":"2005","unstructured":"J. Boucaron, J.-V. Millo, and R. de Simone. Another glance at relay-stations in latency-insensitive design. In Formal Methods for Globally Asynchronous Locally Synchronous Design 2005 Proceedings, 2005."},{"key":"2_CR14_2","first-page":"175","volume-title":"Latency-insensitive design and central repetitive scheduling","author":"J Boucaron","year":"2006","unstructured":"J. Boucaron, J.-V. Millo, and R. de Simone. Latency-insensitive design and central repetitive scheduling. In Proceedings of the 4th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE\u201906), pages 175\u2013183, Napa Valley, CA, USA, July 2006. IEEE Press."},{"issue":"1","key":"2_CR15_2","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1186\/1687-3963-2007-039161","volume":"2007","author":"J Boucaron","year":"2007","unstructured":"J. Boucaron, J.-V. Millo, and R. de Simone. Formal methods for scheduling of latency-insensitive designs. EURASIP Journal on Embedded Systems, 2007(1), 8\u20138, 2007.","journal-title":"EURASIP Journal on Embedded Systems"},{"key":"2_CR16_2","volume-title":"Introduction to Random Signals and Applied Kalman Filtering","author":"RG Brown","year":"1996","unstructured":"R. G. Brown and P. Y. C. Hwang. Introduction to Random Signals and Applied Kalman Filtering, 3rd edition. Wiley, New York, 1996.","edition":"3"},{"key":"2_CR17_2","volume-title":"Graph-based algorithms for Boolean function manipulation","author":"RE Bryant","year":"1986","unstructured":"R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers, 1986."},{"key":"2_CR18_2","volume-title":"Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model","author":"JT Buck","year":"1993","unstructured":"J. T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model. PhD thesis, University of California, Berkeley, CA, USA, 1993."},{"key":"2_CR19_2","first-page":"442","volume-title":"Performance optimization of elastic systems using buffer resizing and buffer insertion","author":"D Bufistov","year":"2008","unstructured":"D. Bufistov, J. J\u00falvez, and J. Cortadella. Performance optimization of elastic systems using buffer resizing and buffer insertion. In ICCAD \u201908: Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design, pages 442\u2013448, Piscataway, NJ, USA, 2008. IEEE Press."},{"key":"2_CR20_2","volume-title":"Application of Airborne Laser Scanner \u2013 Aerial Navigation","author":"JL Campbell","year":"2006","unstructured":"J. L. Campbell. Application of Airborne Laser Scanner \u2013 Aerial Navigation. PhD thesis, Russ College of Engineering and Technology, Athens, OH, USA, February 2006."},{"key":"2_CR21_2","first-page":"309","volume-title":"A methodology for correct-by-construction latency-insensitive design","author":"LP Carloni","year":"1999","unstructured":"L. P. Carloni, K. L. McMillan, A. Saldanha, and A. L. Sangiovanni-Vincentelli. A methodology for correct-by-construction latency-insensitive design. In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201999), pages 309\u2013315, Piscataway, NJ, USA, November 1999. IEEE."},{"issue":"9","key":"2_CR22_2","doi-asserted-by":"publisher","first-page":"1059","DOI":"10.1109\/43.945302","volume":"20","author":"LP Carloni","year":"2001","unstructured":"L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(9):1059\u20131076, 2001.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2_CR23_2","first-page":"361","volume-title":"Performance analysis and optimization of latency insensitive systems","author":"LP Carloni","year":"2000","unstructured":"L. P. Carloni and A. L. Sangiovanni-Vincentelli. Performance analysis and optimization of latency insensitive systems. In DAC \u201900: Proceedings of the 37th Annual Design Automation Conference, pages 361\u2013367, New York, NY, USA, 2000. ACM."},{"key":"2_CR24_2","first-page":"47","volume-title":"Combining retiming and recycling to optimize the performance of synchronous circuits","author":"LP Carloni","year":"2003","unstructured":"L. P. Carloni and A. L. Sangiovanni-Vincentelli. Combining retiming and recycling to optimize the performance of synchronous circuits. In SBCCI \u201903: Proceedings of the 16th symposium on Integrated circuits and systems design, page 47, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"2_CR25_2","first-page":"178","volume-title":"Lustre: a declarative language for programming synchronous systems","author":"P Caspi","year":"1987","unstructured":"P. Caspi, D. Pilaud, N. Halbwachs, and J. Plaice. Lustre: a declarative language for programming synchronous systems. In POPL, pages 178\u2013188, 1987."},{"key":"2_CR26_2","volume-title":"International Symposium on Languages for Intentional Programming","author":"P Caspi","year":"1995","unstructured":"P. Caspi and M. Pouzet. A functional extension to Lustre. In M. A. Orgun and E. A. Ashcroft, editors, International Symposium on Languages for Intentional Programming, Sydney, Australia, May 1995. World Scientific."},{"key":"2_CR27_2","volume-title":"Lucid Synchrone, version 1.01. Tutorial and reference manual","author":"P Caspi","year":"1999","unstructured":"P. Caspi and M. Pouzet. Lucid Synchrone, version 1.01. Tutorial and reference manual. Laboratoire d\u2019Informatique de Paris 6, January 1999."},{"key":"2_CR28_2","first-page":"94","volume-title":"A detailed implementation of latency insensitive protocols","author":"MR Casu","year":"2003","unstructured":"M. R. Casu and L. Macchiarulo. A detailed implementation of latency insensitive protocols. In Proceedings of the 1st Workshop on Globally Asynchronous, Locally Synchronous Design (FMGALS\u201903), pages 94\u2013103, September 2003."},{"key":"2_CR29_2","first-page":"576","volume-title":"A new approach to latency insensitive design","author":"MR Casu","year":"2004","unstructured":"M. R. Casu and L. Macchiarulo. A new approach to latency insensitive design. In Proceedings of the 41st Annual Conference on Design Automation (DAC\u201904), pages 576\u2013581, 2004."},{"issue":"5","key":"2_CR30_2","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1109\/MDT.2007.152","volume":"24","author":"MR Casu","year":"2007","unstructured":"M. R. Casu and L. Macchiarulo. Adaptive latency-insensitive protocols. IEEE Design and Test of Computers, 24(5):442\u2013452, 2007.","journal-title":"IEEE Design and Test of Computers"},{"key":"2_CR31_2","first-page":"180","volume-title":"N-synchronous kahn networks: a relaxed model of synchrony for real-time systems","author":"A Cohen","year":"2006","unstructured":"A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau, and M. Pouzet. N-synchronous kahn networks: a relaxed model of synchrony for real-time systems. In Conference Record of the 33rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL\u201906), pages 180\u2013193, New York, NY, USA, January 2006. ACM."},{"key":"2_CR32_2","doi-asserted-by":"publisher","first-page":"511","DOI":"10.1016\/S0022-0000(71)80013-2","volume":"5","author":"F Commoner","year":"1971","unstructured":"F. Commoner, A. W. Holt, S. Even, and A. Pnueli. Marked directed graph. Journal of Computer and System Sciences, 5:511\u2013523, October 1971.","journal-title":"Journal of Computer and System Sciences"},{"key":"2_CR33_2","first-page":"657","volume-title":"Synthesis of synchronous elastic architectures","author":"J Cortadella","year":"2006","unstructured":"J. Cortadella, M. Kishinevsky, and B. Grundmann. Synthesis of synchronous elastic architectures. In Proceedings of the 43rd Annual Conference on Design Automation (DAC\u201906), pages 657\u2013662, New York, NY, USA, 2006. ACM."},{"key":"2_CR34_2","first-page":"536","volume-title":"Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SOCS","author":"M Dall\u2019Osso","year":"2003","unstructured":"M. Dall\u2019Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini. Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SOCS. In ICCD, pages 536\u2013, 2003."},{"key":"2_CR35_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-1362-8","volume-title":"Scheduling and Automatic Parallelization","author":"A Darte","year":"2000","unstructured":"A. Darte, Y. Robert, and F. Vivien. Scheduling and Automatic Parallelization. Birkha\u00fcser, Boston, 2000."},{"issue":"10","key":"2_CR36_2","doi-asserted-by":"publisher","first-page":"889","DOI":"10.1109\/43.728912","volume":"17","author":"A Dasdan","year":"1998","unstructured":"A. Dasdan and R. Gupta. Faster maximum and minimum mean cycle algorithms for system-performance analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(10):889\u2013899, 1998.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2_CR37_2","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G Micheli de","year":"1994","unstructured":"G. de Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York, 1994."},{"key":"2_CR38_2","first-page":"502","volume-title":"An extensible SAT solver","author":"N E\u00e9n","year":"2003","unstructured":"N. E\u00e9n and N. S\u00f6rensson. An extensible SAT solver. In SAT Proceedings, volume 2919 of Lecture Notes in Computer Science, pages 502\u2013518. Springer, Berlin, 2003."},{"issue":"1","key":"2_CR39_2","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JPROC.2002.805829","volume":"91","author":"J Eker","year":"2003","unstructured":"J. Eker, J. Janneck, E. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, and Y. Xiong. Taming heterogeneity \u2013 the Ptolemy approach. Proceedings of the IEEE, 91(1):127\u2013144, 2003.","journal-title":"Proceedings of the IEEE"},{"key":"2_CR40_2","first-page":"503","volume-title":"Cyclo-static dataflow: model and implementation","author":"M Engels","year":"1994","unstructured":"M. Engels, G. Bilsen, R. Lauwereins, and J. A. Peperstraete. Cyclo-static dataflow: model and implementation. In Conference Record of the Twenty-Eighth Asilomar Conference on Signals, Systems and Computers, volume 1, pages 503\u2013507, Pacific Grove, CA, USA, 1994."},{"key":"2_CR41_2","volume-title":"Elastic flow in an application specific network-on-chip","author":"D Gebhardt","year":"2007","unstructured":"D. Gebhardt and K. Stevens. Elastic flow in an application specific network-on-chip. In Formal Methods for Globally Asynchronous Locally Synchronous Design Proceedings, 2007."},{"issue":"3","key":"2_CR42_2","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1007\/BF02407086","volume":"9","author":"R Govindarajan","year":"1995","unstructured":"R. Govindarajan and G. R. Gao. Rate-optimal schedule for multi-rate DSP computations. Journal of VLSI Signal Processing, 9(3):211\u2013232, 1995.","journal-title":"Journal of VLSI Signal Processing"},{"key":"2_CR43_2","volume-title":"From algorithm and architecture specification to automatic generation of distributed real-time executives: a seamless flow of graphs transformations","author":"T Grandpierre","year":"2003","unstructured":"T. Grandpierre and Y. Sorel. From algorithm and architecture specification to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In Proceedings of First ACM and IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE\u201903, Mont Saint-Michel, France, June 2003."},{"issue":"8","key":"2_CR44_2","doi-asserted-by":"publisher","first-page":"666","DOI":"10.1145\/359576.359585","volume":"21","author":"CAR Hoare","year":"1978","unstructured":"C. A. R. Hoare. Communicating sequential processes. Commun. ACM, 21(8):666\u2013677, 1978.","journal-title":"Commun. ACM"},{"key":"2_CR45_2","first-page":"306","volume-title":"Synthesizing synchronous elastic flow networks","author":"G Hoover","year":"2008","unstructured":"G. Hoover and F. Brewer. Synthesizing synchronous elastic flow networks. In DATE, pages 306\u2013311, 2008."},{"issue":"1","key":"2_CR46_2","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1137\/0204007","volume":"4","author":"DB Johnson","year":"1975","unstructured":"D. B. Johnson. Finding all the elementary circuits of a directed graph. SIAM Journal on Computing, 4(1):77\u201384, 1975.","journal-title":"SIAM Journal on Computing"},{"key":"2_CR47_2","first-page":"471","volume-title":"Information Processing \u201974: Proceedings of the IFIP Congress","author":"G Kahn","year":"1974","unstructured":"G. Kahn. The semantics of a simple language for parallel programming. In J. L. Rosenfeld, editor, Information Processing \u201974: Proceedings of the IFIP Congress, pages 471\u2013475, New York, NY, USA, 1974. North-Holland."},{"key":"2_CR48_2","volume-title":"Phased scheduling of stream programs","author":"M Karczmarek","year":"2003","unstructured":"M. Karczmarek. Phased scheduling of stream programs. In Proceedings of LCTES, 2003."},{"issue":"3","key":"2_CR49_2","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1016\/0012-365X(78)90011-0","volume":"23","author":"R Karp","year":"1978","unstructured":"R. Karp. A characterization of the minimum cycle mean in a digraph. Discrete Mathematics, 23(3):309\u2013311, 1978.","journal-title":"Discrete Mathematics"},{"issue":"2","key":"2_CR50_2","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1016\/S0022-0000(69)80011-5","volume":"3","author":"RM Karp","year":"1969","unstructured":"R. M. Karp and R. E. Miller. Parallel program schemata. Journal of Computer and System Sciences, 3(2):147\u2013195, May, 1969.","journal-title":"Journal of Computer and System Sciences"},{"key":"2_CR51_2","volume-title":"Optimizing compilers for modern architectures: a dependence-based approach","author":"K Kennedy","year":"2002","unstructured":"K. Kennedy and J. R. Allen. Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann, San Francisco, CA, USA, 2002."},{"key":"2_CR52_2","first-page":"114","volume-title":"Orchestrating the execution of stream programs on multicore platforms","author":"M Kudlur","year":"2008","unstructured":"M. Kudlur and S. A. Mahlke. Orchestrating the execution of stream programs on multicore platforms. In PLDI, pages 114\u2013124, 2008."},{"key":"2_CR53_2","first-page":"261","volume-title":"Polychrony for system design","author":"P Guernic Le","year":"2002","unstructured":"P. Le Guernic, J.-P. Talpin, and J.-C. Le Lann. Polychrony for system design. Journal for Circuits, Systems and Computers, 12:261\u2013304, 2002."},{"key":"2_CR54_2","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1002\/j.1538-7305.1959.tb01585.x","volume":"38","author":"CY Lee","year":"1959","unstructured":"C. Y. Lee. Representation of switching circuits by binary-decision programs. Bell Systems Technical Journal, 38:985\u2013999, 1959.","journal-title":"Bell Systems Technical Journal"},{"key":"2_CR55_2","first-page":"24","volume-title":"Static scheduling of synchronous data flow programs for digital signal processing","author":"EA Lee","year":"1987","unstructured":"E. A. Lee and D. G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, C-36(1):24\u201335, 1987."},{"issue":"9","key":"2_CR56_2","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"E. A. Lee and D. G. Messerschmitt. Synchronous data flow. Proceeding of the IEEE, 75(9):1235\u20131245, 1987.","journal-title":"Proceeding of the IEEE"},{"issue":"1","key":"2_CR57_2","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"CE Leiserson","year":"1991","unstructured":"C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5\u201335, 1991.","journal-title":"Algorithmica"},{"key":"2_CR58_2","first-page":"19","volume-title":"Predictable programming on a precision timed architecture","author":"B Lickly","year":"2008","unstructured":"B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee. Predictable programming on a precision timed architecture. In Proceedings of Compilers, Architectures, and Synthesis of Embedded Systems (CASES), Atlanta, Georgia, USA, October 19\u201324, 2008."},{"key":"2_CR59_2","first-page":"480","volume-title":"Retiming for synchronous data flow graphs","author":"N Liveris","year":"2007","unstructured":"N. Liveris, C. Lin, J. Wang, H. Zhou, and P. Banerjee. Retiming for synchronous data flow graphs. In ASP-DAC \u201907: Proceedings of the 2007 Asia and South Pacific Design Automation Conference, pages 480\u2013485, Washington, DC, USA, 2007. IEEE Computer Society."},{"issue":"1","key":"2_CR60_2","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1007\/s10626-007-0035-y","volume":"18","author":"O Marchetti","year":"2008","unstructured":"O. Marchetti and A. Munier-Kordon. Minimizing place capacities of weighted event graphs for enforcing liveness. Discrete Event Dynamic Systems, 18(1):91\u2013109, 2008.","journal-title":"Discrete Event Dynamic Systems"},{"issue":"2","key":"2_CR61_2","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1016\/j.ejor.2008.07.037","volume":"197","author":"O Marchetti","year":"2009","unstructured":"O. Marchetti and A. Munier-Kordon. A sufficient condition for the liveness of weighted event graphs. European Journal of Operational Research, 197(2):532\u2013540, 2009.","journal-title":"European Journal of Operational Research"},{"key":"2_CR62_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3190-6","volume-title":"Symbolic Model Checking","author":"KL McMillan","year":"1993","unstructured":"K. L. McMillan. Symbolic Model Checking. Kluwer, Dordrecht, 1993."},{"issue":"10","key":"2_CR63_2","doi-asserted-by":"publisher","first-page":"2397","DOI":"10.1109\/78.950794","volume":"49","author":"T O\u2019Neil","year":"2001","unstructured":"T. O\u2019Neil and E.-M. Sha. Retiming synchronous data-flow graphs to reduce execution time. IEEE Transactions on Signal Processing, 49(10):2397\u20132407, 2001.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"2_CR64_2","volume-title":"SystemC Kernel Extensions For Heterogenous System Modeling: A Framework for Multi-MoC Modeling and Simulation","author":"HD Patel","year":"2004","unstructured":"H. D. Patel and S. K. Shukla. SystemC Kernel Extensions For Heterogenous System Modeling: A Framework for Multi-MoC Modeling and Simulation. Kluwer, Norwell, MA, USA, 2004."},{"key":"2_CR65_2","volume-title":"Kommunikation mit Automaten","author":"CA Petri","year":"1962","unstructured":"C. A. Petri. Kommunikation mit Automaten. PhD thesis, Institut f\u00fcr instrumentelle Mathematik, Bonn, Germany, 1962."},{"key":"2_CR66_2","volume-title":"Compiling Esterel","author":"D Potop-Butucaru","year":"2007","unstructured":"D. Potop-Butucaru, S. A. Edwards, and G. Berry. Compiling Esterel. Springer, Berlin, 2007."},{"key":"2_CR67_2","volume-title":"Specification and verification of concurrent systems in CESAR","author":"JP Queille","year":"1982","unstructured":"J. P. Queille and J. Sifakis. Specification and verification of concurrent systems in CESAR. In International Symposium on Programming, 1982."},{"key":"2_CR68_2","volume-title":"Analysis of Asynchronous Concurrent Systems by Timed Petri Nets","author":"C Ramchandani","year":"1973","unstructured":"C. Ramchandani. Analysis of Asynchronous Concurrent Systems by Timed Petri Nets. PhD thesis, Dept. of Electrical Engineering, Massachusetts Institute of Technology, Cambridge, MA, USA, 1973."},{"key":"2_CR69_2","volume-title":"Cyclic Combinational Circuits","author":"MD Riedel","year":"2003","unstructured":"M. D. Riedel. Cyclic Combinational Circuits. PhD thesis, Dept. of Electrical Engineering, California Institute of Technology, Pasadena, CA, USA, November 2003."},{"key":"2_CR70_2","volume-title":"The synchronous programming language Quartz. Internal Report 375, Department of Computer Science","author":"K Schneider","year":"2009","unstructured":"K. Schneider. The synchronous programming language Quartz. Internal Report 375, Department of Computer Science, University of Kaiserslautern, Kaiserslautern, Germany, 2009."},{"key":"2_CR71_2","volume-title":"Cache aware optimization of stream programs","author":"J Sermulins","year":"2005","unstructured":"J. Sermulins. Cache aware optimization of stream programs. In Proceedings of LCTES, 2005."},{"key":"2_CR72_2","volume-title":"High-level optimization by combining retiming and shannon decomposition","author":"C Soviani","year":"2005","unstructured":"C. Soviani, O. Tardieu, and S. A. Edwards. High-level optimization by combining retiming and shannon decomposition. In In Proceedings of the International Workshop on Logic and Synthesis (IWLS), Lake Arrowhead, CA, June, 2005."},{"issue":"11","key":"2_CR73_2","doi-asserted-by":"publisher","first-page":"1391","DOI":"10.1109\/TC.2006.188","volume":"55","author":"S Suhaib","year":"2006","unstructured":"S. Suhaib, D. Mathaikutty, D. Berner, and S. K. Shukla. Validating families of latency insensitive protocols. IEEE Transactions on Computers, 55(11):1391\u20131401, 2006.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"2_CR74_2","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1016\/j.entcs.2005.05.041","volume":"146","author":"S Suhaib","year":"2006","unstructured":"S. Suhaib, D. Mathaikutty, S. K. Shukla, D. Berner, and J.-P. Talpin. A functional programming framework for latency insensitive protocol validation. Electronic Notes in Theoretical Computer Science, 146(2):169\u2013188, 2006.","journal-title":"Electronic Notes in Theoretical Computer Science"},{"key":"2_CR75_2","volume-title":"Synchronous latency insensitive design","author":"C Svensson","year":"2004","unstructured":"C. Svensson. Synchronous latency insensitive design. In Proc. of 10th IEEE International Symposium on Asynchronous Circuits and Systems, 2004."},{"key":"2_CR76_2","volume-title":"Streamit: a language for streaming applications","author":"W Thies","year":"2002","unstructured":"W. Thies, M. Karczmarek, M. Gordon, D. Maze, J. Lin, A. Meli, A. Lamb, C. Leger, and S. Amarasinghe. Streamit: a language for streaming applications. In Proceedings of New England Programming Languages and Systems Symposium (NEPLS), 2002."}],"container-title":["Synthesis of Embedded Software"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6400-7_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T15:19:48Z","timestamp":1552835988000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-6400-7_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9781441963994","9781441964007"],"references-count":76,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6400-7_2","relation":{},"subject":[],"published":{"date-parts":[[2010]]}}}