{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T09:25:32Z","timestamp":1780392332423,"version":"3.54.1"},"publisher-location":"New York, NY","reference-count":18,"publisher":"Springer New York","isbn-type":[{"value":"9781441964595","type":"print"},{"value":"9781441964601","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6460-1_11","type":"book-chapter","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T22:06:01Z","timestamp":1290549961000},"page":"241-268","source":"Crossref","is-referenced-by-count":90,"title":["Invasive Computing: An Overview"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Teich","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wolfgang","family":"Schr\u00f6der-Preikschat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gregor","family":"Snelting","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2010,11,9]]},"reference":[{"key":"11_CR1_11","doi-asserted-by":"crossref","unstructured":"Rabaey, J.M., Malik, S.: Challenges and solutions for late- and post-silicon design. IEEE Design and Test of Computers 25(4), 296\u2013302 (2008). DOI http:\/\/dx.doi.org\/10.1109\/MDT . 2008.91. URL http:\/\/dx.doi.org\/10.1109\/MDT.2008.91","DOI":"10.1109\/MDT.2008.91"},{"key":"11_CR2_11","unstructured":"Corporation, N.: NVIDIA Whitepaper: NVIDIA\u2019s Next Generation CUDA Compute Architecture: Fermi. http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf (2009)"},{"key":"11_CR3_11","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MM.2008.31","volume":"28","author":"E Lindholm","year":"2008","unstructured":"Lindholm, E., Nickolls, J., Oberman, S., Montrym, J.: NVIDIA Tesla: A Unified Graphics and Computing Architecture. IEEE Micro 28, 39\u201355 (2008)","journal-title":"IEEE Micro"},{"issue":"3","key":"11_CR4_11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1360612.1360617","volume":"27","author":"L. Seiler","year":"2008","unstructured":"Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Abrash, M., Dubey, P., Junkins, S., Lake, A., Sugerman, J., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Hanrahan, P.: Larrabee: A Many-Core x86 Architecture for Visual Computing. ACM Transactions on Graphics 27(3), 1\u201315 (2008). DOI http:\/\/doi.acm.org\/10.1145\/1360612.1360617","journal-title":"ACM Transactions on Graphics"},{"issue":"1","key":"11_CR5_11","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/JSSC.2005.859896","volume":"41","author":"D Pham","year":"2006","unstructured":"Pham, D., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P., Hofstee, H., Johns, C., et al.: Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor. IEEE Journal of Solid-State Circuits 41(1), 179\u2013196 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1\/2","key":"11_CR6_11","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1504\/IJES.2006.010170","volume":"2","author":"F Hannig","year":"2006","unstructured":"Hannig, F., Dutta, H., Teich, J.: Mapping a Class of Dependence Algorithms to Coarse-grained Reconfigurable Arrays: Architectural Parameters and Methodology. International Journal of Embedded Systems 2(1\/2), 114\u2013127 (2006)","journal-title":"International Journal of Embedded Systems"},{"key":"11_CR7_11","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1109\/FPT.2006.270293","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology (FPT)","author":"D Kissler","year":"2006","unstructured":"Kissler, D., Hannig, F., Kupriyanov, A., Teich, J.: A Highly Parameterizable Parallel Processor Array Architecture. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT), pp. 105\u2013112. Bangkok, Thailand (2006)"},{"key":"11_CR8_11","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., et al.: An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS. In: SolidState Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 98\u2013589 (2007)","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"11_CR9_11","unstructured":"Feautrier, P.: Automatic Parallelization in the Polytope Model. Tech. Rep. 8, Laboratoire PRiSM, Universit\u00e9 des Versailles St-Quentin en Yvelines, 45, avenue des \u00c9tats-Unis, F-78035 Versailles Cedex (1996)"},{"key":"11_CR10_11","first-page":"17","volume-title":"Proceedings of the 15th IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP)","author":"F Hannig","year":"2004","unstructured":"Hannig, F., Teich, J.: Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals. In: Proceedings of the 15th IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP), pp. 17\u201327. Galveston, TX, USA (2004)"},{"issue":"3","key":"11_CR11_11","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1524\/itit.2007.49.3.165","volume":"49","author":"A Thomas","year":"2007","unstructured":"Thomas, A., Becker, J.: New adaptive multi-grained hardware architecture for processing of dynamic function patterns. it - Information Technology 49(3), 165\u2013173 (2007)","journal-title":"it - Information Technology"},{"issue":"5","key":"11_CR12_11","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1524\/itit.2008.0499","volume":"50","author":"J Teich","year":"2008","unstructured":"Teich, J.: Invasive Algorithms and Architectures. it - Information Technology 50(5), 300\u2013310 (2008)","journal-title":"it - Information Technology"},{"key":"11_CR13_11","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1016\/0743-7315(89)90021-X","volume":"7","author":"G Cybenko","year":"1989","unstructured":"Cybenko, G.: Dynamic load balancing for distributed memory multiprocessors. Journal of Parallel and Distributed Computing 7, 279\u2013301 (1989)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"11_CR14_11","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1002\/cpe.4330020403","volume":"2","author":"JE Boillat","year":"1990","unstructured":"Boillat, J.E.: Load balancing and poisson equation in a graph. Concurrency: Practice and Experience 2, 289\u2013313 (1990)","journal-title":"Concurrency: Practice and Experience"},{"key":"11_CR15_11","doi-asserted-by":"crossref","unstructured":"Rabani, Y., Sinclair, A., Wanka, R.: Local divergence of Markov chains and the analysis of iterative load-balancing schemes. In: Proc. 39th IEEE Symposium on Foundations of Computer Science (FOCS), pp. 694\u2013703 (1998)","DOI":"10.1109\/SFCS.1998.743520"},{"key":"11_CR16_11","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1006\/jpdc.1998.1429","volume":"49","author":"P Sanders","year":"1998","unstructured":"Sanders, P.: Randomized priority queues for fast parallel access. Journal Parallel and Distributed Computing, Special Issue on Parallel and Distributed Data Structures 49, 86\u201397 (1998)","journal-title":"Journal Parallel and Distributed Computing, Special Issue on Parallel and Distributed Data Structures"},{"issue":"9","key":"11_CR17_11","doi-asserted-by":"publisher","first-page":"1170","DOI":"10.1109\/TC.2003.1228512","volume":"52","author":"P Sanders","year":"2003","unstructured":"Sanders, P.: Asynchronous scheduling of redundant disk arrays. IEEE Transactions on Computers 52(9), 1170\u20131184 (2003). Short version in 12th ACM Symposium on Parallel Algorithms and Architectures, pages 89\u201398, 2000","journal-title":"IEEE Transactions on Computers"},{"key":"11_CR18_11","doi-asserted-by":"crossref","unstructured":"Charles, P., Grothoff, C., Saraswat, V., Donawa, C., Kielsstra, A., Ebcioglu, K., von Praun, C., Sarkar, V.: X10: an object-oriented approach to non-uniform cluster computing. In: Proceedings of the 20th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, pp. 519\u2013538. ACM (2005)","DOI":"10.1145\/1094811.1094852"}],"container-title":["Multiprocessor System-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6460-1_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T05:34:36Z","timestamp":1605677676000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-6460-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,9]]},"ISBN":["9781441964595","9781441964601"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6460-1_11","relation":{},"subject":[],"published":{"date-parts":[[2010,11,9]]}}}