{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:35:20Z","timestamp":1761323720364},"publisher-location":"New York, NY","reference-count":40,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781441964595"},{"type":"electronic","value":"9781441964601"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6460-1_2","type":"book-chapter","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T22:06:01Z","timestamp":1290549961000},"page":"25-56","source":"Crossref","is-referenced-by-count":29,"title":["Composability and Predictability for Independent Application Development,Verification, and Execution"],"prefix":"10.1007","author":[{"given":"Benny","family":"Akesson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anca","family":"Molnos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Hansson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jude Ambrose","family":"Angelo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,11,9]]},"reference":[{"key":"2_CR1_2","doi-asserted-by":"crossref","unstructured":"B. Akesson, K. Goossens, and M. Ringhofer. Predator: a predictable SDRAM memory controller. In CODES+ISSS \u201907: Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis, pages 251\u2013256, 2007.","DOI":"10.1145\/1289816.1289877"},{"key":"2_CR2_2","doi-asserted-by":"crossref","unstructured":"B. Akesson, A. Hansson, and K. Goossens. Composable resource sharing based on latency-rate servers. In 12th Euromicro Conference on Digital System Design (DSD), 2009.","DOI":"10.1109\/DSD.2009.167"},{"key":"2_CR3_2","doi-asserted-by":"crossref","unstructured":"B. Akesson, W. Hayes, and K. Goossens. Classification and Analysis of Predictable Memory Patterns. In Int\u2019l Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2010.","DOI":"10.1109\/RTCSA.2010.35"},{"key":"2_CR4_2","doi-asserted-by":"crossref","unstructured":"B. Akesson, L. Steffens, and K. Goossens. Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration. In Int\u2019l Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2009.","DOI":"10.1109\/RTCSA.2009.13"},{"key":"2_CR5_2","doi-asserted-by":"crossref","unstructured":"B. Akesson, L. Steffens, E. Strooisma, and K. Goossens. Real-Time Scheduling Using Credit-Controlled Static-Priority Arbitration. In Int\u2019l Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2008.","DOI":"10.1109\/RTCSA.2008.21"},{"key":"2_CR6_2","unstructured":"ARM Limited. AMBA AXI Protocol Specification, 2003."},{"key":"2_CR7_2","doi-asserted-by":"crossref","unstructured":"S. Bayliss and G. Constantinides. Methodology for designing statically scheduled application-specific sdram controllers using constrained local search. In Field-Programmable Technology, 2009. International Conference on, pages 304 \u2013307, Dec. 2009.","DOI":"10.1109\/FPT.2009.5377664"},{"key":"2_CR8_2","unstructured":"M. Bekooij, A. Moonen, and J. van Meerbergen. Predictable and Composable Multiprocessor System Design: A Constructive Approach. In Bits&Chips Symposium on Embedded Systems and Software, 2007."},{"issue":"1","key":"2_CR9_2","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/18.61109","volume":"37","author":"R. Cruz","year":"1991","unstructured":"R. Cruz. A calculus for network delay. I. Network elements in isolation. IEEE Transactions on Information Theory, 37(1):114\u2013131, 1991.","journal-title":"IEEE Transactions on Information Theory"},{"key":"2_CR10_2","volume-title":"Compose: Design and implementation of a composable and slack-aware operating system targeting a multi-processor system-on-chip in the signal processing domain","author":"M Ekerhult","year":"2008","unstructured":"M. Ekerhult. Compose: Design and implementation of a composable and slack-aware operating system targeting a multi-processor system-on-chip in the signal processing domain. Master\u2019s thesis, Lund University, July 2008."},{"issue":"5","key":"2_CR11_2","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"K. Goossens, J. Dielissen, and A. R\u0103dulescu. The \u00c6thereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5):414\u2013421, 2005.","journal-title":"IEEE Design and Test of Computers"},{"key":"2_CR12_2","doi-asserted-by":"crossref","unstructured":"K. Goossens and A. Hansson. The aethereal network on chip after ten years: goals, evolution, lessons, and future. In DAC \u201910: Proceedings of the 47th Design Automation Conference, pages 306\u2013311, 2010.","DOI":"10.1145\/1837274.1837353"},{"key":"2_CR13_2","doi-asserted-by":"crossref","unstructured":"K. Goossens, D. She, A. Milutinovic, and A. Molnos. Composable dynamic voltage and frequency scaling and power management for dataflow applications. In 13th Euromicro Conference on Digital System Design (DSD), Sept. 2010.","DOI":"10.1109\/DSD.2010.61"},{"key":"2_CR14_2","doi-asserted-by":"crossref","unstructured":"P. Gumming. The TI OMAP Platform Approach to SoC. Winning the SoC revolution: experiences in real design, page 97, 2003.","DOI":"10.1007\/978-1-4615-0369-9_5"},{"key":"2_CR15_2","doi-asserted-by":"crossref","unstructured":"A. Hansson, M. Coenen, and K. Goossens. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 954\u2013959, 2007.","DOI":"10.1109\/DATE.2007.364416"},{"key":"2_CR16_2","doi-asserted-by":"crossref","unstructured":"A. Hansson and K. Goossens. An on-chip interconnect and protocol stack for multiple communication paradigms and programming models. In CODES+ISSS \u201909: Proceedings of the 7th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis, pages 99\u2013108, 2009.","DOI":"10.1145\/1629435.1629450"},{"issue":"1","key":"2_CR17_2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1455229.1455231","volume":"14","author":"A Hansson","year":"2009","unstructured":"A. Hansson, K. Goossens, M. Bekooij, and J. Huisken. CoMPSoC: A template for composable and predictable multi-processor system on chips. ACM Transactions on Design Automation of Electronic Systems, 14(1):1\u201324, 2009.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"2_CR18_2","doi-asserted-by":"crossref","unstructured":"A. Hansson, M. Subbaraman, and K. Goossens. aelite: A flit-synchronous network on chip with composable and predictable services. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), Apr. 2009.","DOI":"10.1109\/DATE.2009.5090666"},{"key":"2_CR19_2","doi-asserted-by":"crossref","unstructured":"A. Hansson, M. Wiggers, A. Moonen, K. Goossens, and M. Bekooij. Enabling application-level performance guarantees in network-based systems on chip by applying dataflow analysis. IET Computers & Digital Techniques, 2009.","DOI":"10.1049\/iet-cdt.2008.0093"},{"key":"2_CR20_2","doi-asserted-by":"crossref","unstructured":"S. Heithecker and R. Ernst. Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements. In DAC \u201905: Proceedings of the 42nd annual conference on Design automation, pages 575\u2013578, 2005.","DOI":"10.1145\/1065579.1065729"},{"key":"2_CR21_2","doi-asserted-by":"crossref","unstructured":"E. Ipek, O. Mutlu, J. Martinez, and R. Caruana. Self-optimizing memory controllers: A reinforcement learning approach. In Computer Architecture. ISCA \u201908. 35th International Symposium on, pages 39\u201350, 2008.","DOI":"10.1109\/ISCA.2008.21"},{"key":"2_CR22_2","unstructured":"International Technology Roadmap for Semiconductors (ITRS), 2009."},{"issue":"1","key":"2_CR23_2","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1109\/JPROC.2002.805821","volume":"91","author":"H Kopetz","year":"2003","unstructured":"H. Kopetz and G. Bauer. The time-triggered architecture. Proceedings of the IEEE, 91(1):112\u2013126, 2003.","journal-title":"Proceedings of the IEEE"},{"key":"2_CR24_2","doi-asserted-by":"crossref","unstructured":"H. Kopetz, C. El Salloum, B. Huber, R. Obermaisser, and C. Paukovits. Composability in the time-triggered system-on-chip architecture. In SOC Conference, IEEE International, pages 87\u201390, 2008.","DOI":"10.1109\/SOCC.2008.4641485"},{"issue":"7","key":"2_CR25_2","first-page":"85","volume":"38","author":"EA Lee","year":"2005","unstructured":"E. A. Lee. Absolutely positively on time: what would it take? IEEE Transactions on Computers, 38(7):85\u201387, 2005.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"2_CR26_2","doi-asserted-by":"publisher","first-page":"620","DOI":"10.1109\/TCSVT.2005.846412","volume":"15","author":"K Lee","year":"2005","unstructured":"K. Lee, T. Lin, and C. Jen. An efficient quality-aware memory controller for multimedia platform SoC. IEEE Transactions on Circuits and Systems for Video Technology, 15(5):620\u2013633, 2005.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"2_CR27_2","doi-asserted-by":"crossref","unstructured":"A. Molnos and K. Goossens. Conservative dynamic energy management for real-time dataflow applications mapped on multiple processors. In 12th Euromicro Conference on Digital System Design (DSD), 2009.","DOI":"10.1109\/DSD.2009.229"},{"key":"2_CR28_2","doi-asserted-by":"crossref","unstructured":"O. Moreira, F. Valente, and M. Bekooij. Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In EMSOFT \u201907: Proceedings of the 7th ACM & IEEE international conference on Embedded software, pages 57\u201366, 2007.","DOI":"10.1145\/1289927.1289941"},{"issue":"1","key":"2_CR29_2","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/MM.2009.12","volume":"29","author":"O Mutlu","year":"2009","unstructured":"O. Mutlu and T. Moscibroda. Parallelism-Aware Batch Scheduling: Enabling High-Performance and Fair Shared Memory Controllers. IEEE Micro, 29(1):22\u201332, 2009.","journal-title":"IEEE Micro"},{"key":"2_CR30_2","doi-asserted-by":"crossref","unstructured":"J. Muttersbach, T. Villiger, and W. Fichtner. Practical design of globally-asynchronous locally-synchronous systems. In Proceedings of the Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 52\u201359, 2000.","DOI":"10.1109\/ASYNC.2000.836791"},{"issue":"3","key":"2_CR31_2","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1023\/A:1019782306621","volume":"7","author":"A Nieuwland","year":"2002","unstructured":"A. Nieuwland, J. Kang, O. Gangwal, R. Sethuraman, N. Bus\u00e1, K. Goossens, R. Peset Llopis, and P. Lippens. C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. Design Automation for Embedded Systems, 7(3):233\u2013270, 2002.","journal-title":"Design Automation for Embedded Systems"},{"key":"2_CR32_2","unstructured":"OCP International Partnership. Open Core Protocol Specification, 2001."},{"key":"2_CR33_2","unstructured":"Philips Semiconductors. Device Transaction Level (DTL) Protocol Specification. Version 2.2, 2002."},{"issue":"6","key":"2_CR34_2","doi-asserted-by":"publisher","first-page":"1050","DOI":"10.1109\/JPROC.2006.873611","volume":"94","author":"R Saleh","year":"2006","unstructured":"R. Saleh, S. Wilton, S. Mirabbasi, A. Hu, M. Greenstreet, G. Lemieux, P. Pande, C. Grecu, and A. Ivanov. System-on-chip: Reuse and integration. Proceedings of the IEEE, 94(6):1050\u20131069, 2006.","journal-title":"Proceedings of the IEEE"},{"key":"2_CR35_2","doi-asserted-by":"crossref","unstructured":"J. Shao and B. Davis. A burst scheduling access reordering mechanism. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture, pages 285\u2013294, 2007.","DOI":"10.1109\/HPCA.2007.346206"},{"key":"2_CR36_2","unstructured":"S. Sriram and S. Bhattacharyya. Embedded multiprocessors: Scheduling and synchronization. CRC, 2000."},{"key":"2_CR37_2","doi-asserted-by":"crossref","unstructured":"L. Steffens, M. Agarwal, and P. van der Wolf. Real-Time Analysis for Memory Access in Media Processing SoCs: A Practical Approach. ECRTS \u201908: Proceedings of the Euromicro Conference on Real-Time Systems, pages 255\u2013265, 2008.","DOI":"10.1109\/ECRTS.2008.36"},{"key":"2_CR38_2","doi-asserted-by":"crossref","unstructured":"C. van Berkel. Multi-core for Mobile Phones. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2009.","DOI":"10.1109\/DATE.2009.5090858"},{"key":"2_CR39_2","doi-asserted-by":"crossref","unstructured":"S. Verdoolaege, H. Nikolov, and T. Stefanov. PN: a tool for improved derivation of process networks. EURASIP J. Embedded Syst., 2007, 2007.","DOI":"10.1186\/1687-3963-2007-075947"},{"issue":"7","key":"2_CR40_2","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(7):966\u2013978, 2009.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Multiprocessor System-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6460-1_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T05:34:37Z","timestamp":1605677677000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-6460-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,9]]},"ISBN":["9781441964595","9781441964601"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6460-1_2","relation":{},"subject":[],"published":{"date-parts":[[2010,11,9]]}}}