{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:43:43Z","timestamp":1742931823531,"version":"3.40.3"},"publisher-location":"New York, NY","reference-count":10,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781441964595"},{"type":"electronic","value":"9781441964601"}],"license":[{"start":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T00:00:00Z","timestamp":1289260800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T00:00:00Z","timestamp":1289260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6460-1_7","type":"book-chapter","created":{"date-parts":[[2010,11,23]],"date-time":"2010-11-23T22:06:01Z","timestamp":1290549961000},"page":"155-166","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design Tools and Methods for Chip Physical Design"],"prefix":"10.1007","author":[{"given":"Ricardo","family":"Reis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,11,9]]},"reference":[{"key":"7_CR1_7","unstructured":"Reis, R., Lubaszewski, M., Jess, J., Design of Systems on a Chip: Design and Test, Springer, p. 297, 2007. ISBN 978-0-387-32499-2"},{"key":"7_CR2_7","unstructured":"Detjens, E. et al., Technology Mapping in MIS, In: IEEE ICCAD, 1987. Proceedings, Los Alamitos, California: IEEE Computer Society Press, pp. 116\u2013119, 1987"},{"key":"7_CR3_7","doi-asserted-by":"crossref","unstructured":"Chang, C.-C., Cong, J., Xie, M., Optimality and Scalability of Existing Placement Algorithms. ASPDAC, 2003","DOI":"10.1145\/1119772.1119914"},{"key":"7_CR4_7","volume-title":"IEEE International Symposium on Circuits and Systems. ISCAS2006","author":"G. Santos","year":"2006","unstructured":"Santos, G., Johann, M., Reis, R., Channel Based Routing in Channel-less Circuits. IEEE International Symposium on Circuits and Systems. ISCAS2006, Kos, Greece, May 21\u201324 2006, IEEE Press. ISBN:0-7803-9389-9"},{"key":"7_CR5_7","unstructured":"Moraes, F., Reis, A., Robert, M., Auvergne, D., Reis R. Towards Optimal Use of CMOS Complex Gates in Automatic Layout Synthesis. In: Proccedings of the 10th Congress of the Brazilian Microelectronics Society, Canela, July 31\u2013August 4, Canela, SBMicro, pp. 11\u201320, 1995"},{"key":"7_CR6_7","doi-asserted-by":"crossref","unstructured":"Lazzari, C., Santos, C., Reis, R., A New Transistor-Level Layout Generation Strategy for Static CMOS Circuits, 13th IEEE International Conference on Electronics, Circuits and Systems \u2013 ICECS2006, Nice, France, December 10\u201313, pp. 660\u2013663, 2006. ISBN: 1-4244-0395-2","DOI":"10.1109\/ICECS.2006.379875"},{"key":"7_CR7_7","unstructured":"Ziesemer, A., Lazzari, C., Reis, R., Transistor Level Automatic Layout Generator for non-Complementary CMOS Cells, In: IFIP\/CEDA VLSI-SoC2007, International Conference on Very Large Scale Integration, Atlanta, USA, pp. 116\u2013121, October 15\u201317 2007. ISBN: 978-1-4244-1710-0"},{"key":"7_CR8_7","unstructured":"Vazquez, J., Champac, V., Ziesemer A., Reis, R., Teixeira, I., Santos, M., Teixeira, J., Built-In Aging Monitoring for Safety-Critical Applications, IEEE International On-Line Test Symposium, IOLTS 2009, Sesimbra, Portugal, pp. 29\u201334, June 24\u201327 2009. ISBN 978-1-4244-4822-7"},{"key":"7_CR9_7","doi-asserted-by":"crossref","unstructured":"Vazquez, J., Champac, V., Ziesemer A., Reis, R., Teixeira, I., Santos, M., Teixeira, J., Delay Sensing for Parametric Variations and Defects Monitoring in Safety-Critical Applications. In: First IEEE Latin American Symposium on Circuits and Systems \u2013 LASCAS 2010, Igua\u00e7u Falls, February 24\u201326 2010","DOI":"10.1109\/LASCAS.2010.7410250"},{"key":"7_CR10_7","doi-asserted-by":"crossref","unstructured":"Vazquez, J., Champac, V., Ziesemer A., Reis, R., Teixeira, I., Santos, M., Teixeira, J., Low-sensitivity to Process Variations Aging Sensor for Automotive Safety-Critical Applications, IEEE VLSI Test Symposium, VTS 2010, Santa Cruz, USA, June 18\u201321 2010","DOI":"10.1109\/VTS.2010.5469568"}],"container-title":["Multiprocessor System-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6460-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T07:06:48Z","timestamp":1722928008000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6460-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,9]]},"ISBN":["9781441964595","9781441964601"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6460-1_7","relation":{},"subject":[],"published":{"date-parts":[[2010,11,9]]},"assertion":[{"value":"9 November 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}