{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:22Z","timestamp":1759147342942,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":16,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441969101"},{"type":"electronic","value":"9781441969118"}],"license":[{"start":{"date-parts":[[2010,8,27]],"date-time":"2010-08-27T00:00:00Z","timestamp":1282867200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,8,27]],"date-time":"2010-08-27T00:00:00Z","timestamp":1282867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6911-8_1","type":"book-chapter","created":{"date-parts":[[2010,9,23]],"date-time":"2010-09-23T16:37:22Z","timestamp":1285259842000},"page":"3-20","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Hybrid Circuit\/Packet Switched Network for Energy Efficient on-Chip Interconnections"],"prefix":"10.1007","author":[{"given":"Mark A.","family":"Anders","sequence":"first","affiliation":[]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[]},{"given":"Shekhar Y.","family":"Borkar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,8,27]]},"reference":[{"key":"1_CR1_1","series-title":"International Solid State Circuits Conference","first-page":"49","volume-title":"The design and implementation of a first-generation CELL processor","author":"D Pham","year":"2005","unstructured":"Pham D et al (2005) The design and implementation of a first-generation CELL processor. International Solid State Circuits Conference 49\u201352"},{"issue":"1","key":"1_CR2_1","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"S Vangal","year":"2008","unstructured":"Vangal S et al (2008) An 80-Tile Sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE Journal of Solid-State Circuits 43(1): 29\u201341","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1_CR3_1","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/SUPERC.1988.44670","volume":"88","author":"S Borkar","year":"1988","unstructured":"Borkar S et al (1988) iWarp: An integrated solution to high-speed parallel computing. Proceedings of Supercomputing \u201988 330\u2013339","journal-title":"Proceedings of Supercomputing"},{"key":"1_CR4_1","series-title":"Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN06)","volume-title":"Networks for multi-core ChipA controversial view","author":"S Borkar","year":"2006","unstructured":"Borkar S (2006) Networks for multi-core ChipA controversial view. Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN06)"},{"issue":"1","key":"1_CR5_1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, Micheli G (2002) Networks on chips: A new SoC paradigm. Computer Magazine 35(1): 70\u201378","journal-title":"Computer Magazine"},{"key":"1_CR6_1","series-title":"Design Automation Conference","first-page":"684","volume-title":"Route packets, not wires: On-chip interconnection networks","author":"WJ Dally","year":"2001","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: On-chip interconnection networks. Design Automation Conference 684\u2013689"},{"key":"1_CR7_1","series-title":"International Solid State Circuits Conference","first-page":"428","volume-title":"An asynchronous array of simple processors for DSP applications","author":"Z Yu","year":"2006","unstructured":"Yu Z et al (2006) An asynchronous array of simple processors for DSP applications. International Solid State Circuits Conference 428\u2013429"},{"key":"1_CR8_1","series-title":"International Solid State Circuits Conference","first-page":"168","volume-title":"A wire-delay scalable microprocessor architecture for high performance systems","author":"S Keckler","year":"2003","unstructured":"Keckler S et al (2003) A wire-delay scalable microprocessor architecture for high performance systems. International Solid State Circuits Conference 168\u2013169"},{"key":"1_CR9_1","series-title":"International Solid State Circuits Conference","first-page":"88","volume-title":"TILE64 processor: A 64-Core SoC with mesh interconnect","author":"S Bell","year":"2008","unstructured":"Bell S et al (2008) TILE64 processor: A 64-Core SoC with mesh interconnect. International Solid State Circuits Conference 88\u201389"},{"key":"1_CR10_1","series-title":"International Solid State Circuits Conference","first-page":"170","volume-title":"A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network","author":"M Taylor","year":"2003","unstructured":"Taylor M et al (2003) A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network. International Solid State Circuits Conference 170\u2013171"},{"key":"1_CR11_1","series-title":"International Parallel and Distibuted Processing Symposium 155a","volume-title":"An energy-efficient reconfigurable circuit-switched network-on-chip","author":"P Wolkotte","year":"2005","unstructured":"Wolkotte P et al (2005) An energy-efficient reconfigurable circuit-switched network-on-chip. International Parallel and Distibuted Processing Symposium 155a"},{"key":"1_CR12_1","series-title":"European Solid State Circuits Conference","first-page":"182","volume-title":"A 2.9Tb\/s 8W 64-Core circuit-switched network-on-chip in 45nm CMOS","author":"M Anders","year":"2008","unstructured":"Anders M et al (2008) A 2.9Tb\/s 8W 64-Core circuit-switched network-on-chip in 45nm CMOS. European Solid State Circuits Conference 182\u2013185"},{"key":"1_CR13_1","series-title":"International Solid State Circuits Conference","first-page":"110","volume-title":"A 4.1Tb\/s bisection bandwidth 560Gb\/s\/W streaming circuit-switched 8x8 mesh network-on-chip in 45nm CMOS","author":"M Anders","year":"2008","unstructured":"Anders M et al (2010) A 4.1Tb\/s bisection bandwidth 560Gb\/s\/W streaming circuit-switched 8x8 mesh network-on-chip in 45nm CMOS. International Solid State Circuits Conference 110\u2013111"},{"key":"1_CR14_1","series-title":"Asian Solid States Circuits Conference","first-page":"481","volume-title":"Design of a high-performance switch for circuit-switched on-chip networks","author":"CM Wu","year":"2005","unstructured":"Wu CM, Chi HC (2005) Design of a high-performance switch for circuit-switched on-chip networks. Asian Solid States Circuits Conference 481\u2013484"},{"key":"1_CR15_1","series-title":"European Solid State Circuits Conference","first-page":"453","volume-title":"A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks","author":"K Lee","year":"2003","unstructured":"Lee K. et al (2003) A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks. European Solid State Circuits Conference 453\u2013456"},{"key":"1_CR16_1","series-title":"International Electron Devices Meeting","first-page":"247","volume-title":"A 45nm logic technology with high-k+Metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging","author":"K Mistry","year":"2003","unstructured":"Mistry K et al (2007) A 45nm logic technology with high-k+Metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging. International Electron Devices Meeting 247\u2013250"}],"container-title":["Low Power Networks-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6911-8_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T11:59:01Z","timestamp":1675252741000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6911-8_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,27]]},"ISBN":["9781441969101","9781441969118"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6911-8_1","relation":{},"subject":[],"published":{"date-parts":[[2010,8,27]]},"assertion":[{"value":"27 August 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}