{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:07:53Z","timestamp":1743062873294,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":34,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441969101"},{"type":"electronic","value":"9781441969118"}],"license":[{"start":{"date-parts":[[2010,8,27]],"date-time":"2010-08-27T00:00:00Z","timestamp":1282867200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,8,27]],"date-time":"2010-08-27T00:00:00Z","timestamp":1282867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6911-8_10","type":"book-chapter","created":{"date-parts":[[2010,9,23]],"date-time":"2010-09-23T16:37:22Z","timestamp":1285259842000},"page":"255-280","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["RF-Interconnect for Future Network-On-Chip"],"prefix":"10.1007","author":[{"given":"Sai-Wang","family":"Tam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eran","family":"Socher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glenn D.","family":"Reinman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,8,27]]},"reference":[{"key":"10_CR1_10","doi-asserted-by":"crossref","unstructured":"S. Borkar, \u201cThousand Core Chips \u2013 A Technology Perspective,\u201d Pro-ceedings of the 44th annual conference on design automation, pp. 746\u2013749, 2007","DOI":"10.1145\/1278480.1278667"},{"key":"10_CR2_10","doi-asserted-by":"crossref","unstructured":"W.J. Dally, B. Towles, \u201cRoute Packets, Not wire: On-Chip Inter-connection Networks,\u201d Proceeding of the 38th Design Automation Conference (DAC), pp. 684\u2013689, 2001","DOI":"10.1145\/378239.379048"},{"key":"10_CR3_10","doi-asserted-by":"crossref","unstructured":"L. Benini, G. De Micheli, \u201cNetworks on Chips: a new SoC paradigm,\u201d IEEE Computer Magazine, pp. 70\u201378, Jan. 2002","DOI":"10.1109\/2.976921"},{"key":"10_CR4_10","volume-title":"San Francisco","author":"S. Vangal et al., \u201cAn 80-Title 1.28 TFLOPS Network-on-Chip in 65nm CMOS\u201d,\u2005 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp. 98\u201399","year":"2007","unstructured":"S. Vangal et al., \u201cAn 80-Title 1.28 TFLOPS Network-on-Chip in 65nm CMOS,\u201d\u2005 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp. 98\u201399, 2007, San Francisco, California, USA"},{"key":"10_CR5_10","volume-title":"San Francisco","author":"S. Bell et al., \u201cTILE64TM Processor: A 64-Core SoC with Mesh Intercon-nect\u201d, IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp. 88\u201389","year":"2008","unstructured":"S. Bell et al., \u201cTILE64TM Processor: A 64-Core SoC with Mesh Intercon-nect,\u201d IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp. 88\u201389 2008, San Francisco, California, USA"},{"key":"10_CR6_10","doi-asserted-by":"crossref","unstructured":"R. Kumar, V. Zyuban, D. Tullsen, \u201cInterconnections in multi-core architectures: Understanding Mechanisms, Overheads and Scaling,\u201d Proceed-ing of the 32nd International Symposium on Computer Architecture, pp. 408\u2013419, June 2005","DOI":"10.1145\/1080695.1070004"},{"key":"10_CR7_10","doi-asserted-by":"crossref","unstructured":"J.D. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler, L.-S. Peh, \u201cResearch Challenges for On-Chip Interconnection Networks,\u201d IEEE MICRO, pp. 96\u2013108, Sept 2007","DOI":"10.1109\/MM.2007.4378787"},{"key":"10_CR8_10","doi-asserted-by":"crossref","unstructured":"T. Karnik, S. Borkar, \u201cSub-90nm Technologies-Challenges and Opportunities for CAD,\u201d Proceedings of International Conference on Com-puter Aided Design, pp. 203\u2013206, November 2002","DOI":"10.1145\/774572.774602"},{"key":"10_CR9_10","first-page":"505","volume":"4","author":"J. Cong, \u201cAn Interconnect-Centric Design Flow for Nanometer Technologies\u201d, Proc. of the IEEE","year":"2001","unstructured":"J. Cong, \u201cAn Interconnect-Centric Design Flow for Nanometer Technologies,\u201d Proc. of the IEEE, April 2001, vol. 89, no. 4, pp. 505\u2013528","journal-title":"89, no."},{"issue":"4","key":"10_CR10_10","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R Ho","year":"2001","unstructured":"R. Ho, K.W. Mai, M. Horowitz, \u201cThe future of wires,\u201d Proceedings of the IEEE, vol. 89, no. 4, pp. 490\u2013504, April 2001","journal-title":"Proceedings of the IEEE"},{"issue":"6","key":"10_CR11_10","doi-asserted-by":"publisher","first-page":"1415","DOI":"10.1109\/JSSC.2007.897165","volume":"42","author":"AP Jose","year":"2007","unstructured":"A.P. Jose, K.L. Shapard, \u201cDistributed Loss-Compensation Technique for Energy-Efficient Low-Latency On-Chip Communication,\u201d IEEE Journal of Solid State Circuits, vol. 42, no. 6, pp. 1415\u20131424, 2007","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"1","key":"10_CR12_10","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/JSSC.2007.910807","volume":"43","author":"R Ho","year":"2008","unstructured":"R. Ho et al., \u201cHigh Speed and Low Energy Capacitively Driven On-Chip Wires,\u201d IEEE Journal of Solid State Circuits, vol. 43, no. 1, pp. 52\u201360, Jan 2008","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"10_CR13_10","doi-asserted-by":"crossref","unstructured":"H. Ito et al., \u201cA 8-Gbps Low Latency Multi-Drop On-Chip Transmission Line Interconnect with 1.2mW Two-Way Transceivers,\u201d Proceeding of the VLSI Symposium, pp. 136\u2013137, 2007","DOI":"10.1109\/VLSIC.2007.4342688"},{"key":"10_CR14_10","unstructured":"\u201cInternational Technology Roadmap for Semiconductors,\u201d Semiconductor Industry Association, 2006"},{"key":"10_CR15_10","doi-asserted-by":"publisher","first-page":"2730","DOI":"10.1109\/JSSC.2008.2004868","volume":"43, no.12","author":"D Huang","year":"2008","unstructured":"D. Huang et al., \u201cTerahertz CMOS Frequency Generator Using Linear Superposition Technique,\u201d IEEE Journal of Solid State Circuits, vol. 43, no.12, pp. 2730\u20132738, Dec 2008","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"7","key":"10_CR16_10","doi-asserted-by":"publisher","first-page":"1271","DOI":"10.1109\/TED.2005.850699","volume":"52","author":"M-CF Chang","year":"2005","unstructured":"M.-C.F. Chang et al., \u201cAdvanced RF\/Baseband Interconnect Schemes for Inter- and Intra-ULSI communications,\u201d IEEE Transactions on Electron Devices, vol. 52, no. 7, pp. 1271\u20131285, July 2005","journal-title":"IEEE Transactions on Electron Devices"},{"key":"10_CR17_10","doi-asserted-by":"crossref","unstructured":"Q. Gu, Z. Xu, J. Ko, M.-C.F. Chang, \u201cTwo 10Gb\/s\/pin Low-Power Interconnect Methods for 3D ICs,\u201d Solid-State Circuits Confe-rence, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 448\u2013614, 11\u201315 Feb. 2007","DOI":"10.1109\/ISSCC.2007.373487"},{"key":"10_CR18_10","unstructured":"J. Ko, J. Kim, Z. Xu, Q. Gu, C. Chien, M.F. Chang, \u201cAn RF\/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication,\u201d Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, pp. 338\u2013602 vol. 1, 10\u201310 Feb. 2005"},{"key":"10_CR19_10","doi-asserted-by":"crossref","unstructured":"M.F. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, S.-W. Tam, \u201cCMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect,\u201d IEEE International Conference on High Performance Computer Architecture Sym, pp. 191\u2013202, Feb. 2008","DOI":"10.1109\/HPCA.2008.4658639"},{"issue":"4","key":"10_CR20_10","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1109\/5.920578","volume":"89","author":"MF Chang","year":"2001","unstructured":"M.F. Chang et al., \u201cRF\/Wireless Interconnect for Inter- and Intra-chip Com-munications,\u201d Proceedings of the IEEE, vol. 89, no. 4, pp. 456\u2013466, April 2001","journal-title":"Proceedings of the IEEE"},{"key":"10_CR21_10","doi-asserted-by":"crossref","unstructured":"N. Miura, D. Mizoguchi, M. Inoue, K. Niitsu, Y. Nakagawa, M. Tago, M. Fukaishi, T. Sakurai, T. Kuroda, \u201cA 1 Tb\/s 3 W Inductive-Coupling Transceiver for 3D-Stacked Inter-Chip Clock and Data Link,\u201d IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 111\u2013122, Jan. 2007","DOI":"10.1109\/JSSC.2006.886554"},{"issue":"5","key":"10_CR22_10","doi-asserted-by":"publisher","first-page":"834","DOI":"10.1109\/JSSC.2003.810060","volume":"38","author":"RT Chang","year":"2003","unstructured":"R.T. Chang, N. Talwalkar, C.P. Yue, S.S. Wong, \u201cNear speed-of-light signaling over on-chip electrical interconnects,\u201d IEEE Journal of Solid-State Circuits, vol. 38, no. 5, pp. 834\u2013838, May 2003","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10_CR23_10","doi-asserted-by":"crossref","unstructured":"B.A. Floyd, C.-M. Hung, K.K. O, \u201cIntra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters,\u201d IEEE Journal of Solid-State Circuits, vol. 37, no. 5, pp. 543\u2013552, May 2002","DOI":"10.1109\/4.997846"},{"key":"10_CR24_10","doi-asserted-by":"crossref","unstructured":"S.-W. Tam et al., \u201cSimultaneous Sub-harmonic Injection-Locked mm-Wave Frequency Generators for Multi-band Communications in CMOS,\u201d IEEE Radio Frequency Integrated Circuits Symposium, pp. 131\u2013134, 2008","DOI":"10.1109\/RFIC.2008.4561402"},{"key":"10_CR25_10","unstructured":"S.-W. Tam et al., \u2005\u201cA Simultaneous Tri-band On-Chip RF-Interconnect for Future Network-on-Chip,\u201d Accepted to be published in VLSI Symposium, 2009"},{"issue":"10","key":"10_CR26_10","doi-asserted-by":"publisher","first-page":"2507","DOI":"10.1109\/TED.2006.882043","volume":"53","author":"JA Burns","year":"2006","unstructured":"J.A. Burns et al., \u201cA Wafer-Scale 3-D Circuit Integration Technology,\u201d IEEE Transactions on Electron Devices, vol. 53, no. 10, pp. 2507\u20132516, October 2006","journal-title":"IEEE Transactions on Electron Devices"},{"key":"10_CR27_10","doi-asserted-by":"crossref","unstructured":"M.F. Chang et al., \u201cPower Reduction of CMP Communication Networks via RF-Interconnects,\u201d Proceedings of the 41st Annual International Sympo-sium on Microarchitecture (MICRO), Lake Como, Italy, pp. 376\u2013387, November 2008","DOI":"10.1109\/MICRO.2008.4771806"},{"key":"10_CR28_10","doi-asserted-by":"crossref","unstructured":"J. Cong et al., \u201cMC-Sim: An Efficient Simulation Tool for MPSoC Designs,\u201d IEEE\/ACM International Conference on Computer-Aided Design, pp. 364\u2013371, 2008","DOI":"10.1109\/ICCAD.2008.4681599"},{"key":"10_CR29_10","unstructured":"J. Rabaey, A. Chandrakasan, B. Nikolic, \u201cDigital Integrated Circuits: A Design Perspective,\u201d 2\/e, Prentice Hall, 2003"},{"key":"10_CR30_10","doi-asserted-by":"crossref","unstructured":"N. Kirman et al., \u201cLeveraging Optical Technology in Future Bus-based Chip Multiprocessors,\u201d 39th International Symposium on Microarchitecture, pp. 495\u2013503 December 2006","DOI":"10.1109\/MICRO.2006.28"},{"key":"10_CR31_10","doi-asserted-by":"crossref","unstructured":"M. Haurylau, G. Chen, H. Chen, J. Zhang, N.A. Nelson, D.H. Al-bonesi, E.G Friedman, P.M. Fauchet, \u201cOn-Chip Optical Interconnect Road-map: Challenges and Critical Directions,\u201d IEEE Journal of Selected Topics in Quantum Elec-tronics, vol. 12, no. 6, pp. 1699\u20131705, Nov. \u2013 Dec. 2006","DOI":"10.1109\/JSTQE.2006.880615"},{"key":"10_CR32_10","doi-asserted-by":"crossref","unstructured":"H. Cho, P. Kapur, K. Saraswat, \u201cPower comparison between high-speed electrical and optical interconnects for interchip communication,\u201d Journal of Lightwave Technology, vol. 22, no. 9, pp. 2021\u20132033, Sep. 2004","DOI":"10.1109\/JLT.2004.833531"},{"key":"10_CR33_10","doi-asserted-by":"crossref","unstructured":"L. Schares, et.al., \u201cTerabus: Terabit\/Second-Class Card-Level Optical Inter-connect Technologies,\u201d IEEE Jour-nal of Selected Topics in Quantum Electronics, vol. 12, no. 5, pp. 1032\u20131044, Sept. \u2013 Oct. 2006","DOI":"10.1109\/JSTQE.2006.881906"},{"key":"10_CR34_10","doi-asserted-by":"crossref","unstructured":"S.-B. Lee, et.al., \u201cA Scalable Micro Wireless Interconnect Structure for CMPs,\u201d ACM MOBICOM 2009, pp. 217\u2013228, 20\u201325 September 2009","DOI":"10.1145\/1614320.1614345"}],"container-title":["Low Power Networks-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6911-8_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T00:50:52Z","timestamp":1740531052000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-6911-8_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,27]]},"ISBN":["9781441969101","9781441969118"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6911-8_10","relation":{},"subject":[],"published":{"date-parts":[[2010,8,27]]},"assertion":[{"value":"27 August 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}