{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:28Z","timestamp":1740548068075,"version":"3.38.0"},"publisher-location":"Boston, MA","reference-count":68,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441969101"},{"type":"electronic","value":"9781441969118"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-6911-8_4","type":"book-chapter","created":{"date-parts":[[2010,9,23]],"date-time":"2010-09-23T16:37:22Z","timestamp":1285259842000},"page":"71-109","source":"Crossref","is-referenced-by-count":0,"title":["Asynchronous Communications for NoCs"],"prefix":"10.1007","author":[{"given":"Stanislavs","family":"Golubcovs","sequence":"first","affiliation":[]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,8,27]]},"reference":[{"key":"4_CR1_4","unstructured":"Agarwal, A., Iskander, C., Shankar, R.: Survey of network on chip (NoC) Architectures & Contributions. J. Eng. Comput. Archit. 3(1) (2009)"},{"key":"4_CR2_4","unstructured":"AMBA Advanced eXtensible Interface (AXI) protocol specification, version 2.0 www.arm.com"},{"key":"4_CR3_4","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2002.1044296","volume":"22","author":"J Bainbridge","year":"2002","unstructured":"Bainbridge, J., Furber, S.: CHAIN: A delay-insensitive chip area interconnect. IEEE Micro 22, 16\u201323 (2002)","journal-title":"IEEE Micro"},{"key":"4_CR4_4","doi-asserted-by":"crossref","unstructured":"Bainbridge, W.J., Toms, W.B., Edwards, D.A., Furber, S.B.: Delay-insensitive, point-to-point interconnect using m-of-n codes. In: Proc. Ninth International Symposium on Asynchronous Circuits and Systems, pp. 132\u2013140 (2003)","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"4_CR5_4","unstructured":"Bardsley, A.: Implementing Balsa handshake circuits. Ph.D. thesis, Department of Computer Science, University of Manchester (2000)"},{"issue":"1","key":"4_CR6_4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadevan, S.: A survey of research and practices of Network-on-Chip. ACM Comput. Surv. 38(1), 1 (2006)","journal-title":"ACM Comput. Surv."},{"key":"4_CR7_4","doi-asserted-by":"crossref","unstructured":"Bystrov, A., Kinniment, D.J., Yakovlev, A.: Priority arbiters. In: ASYNC \u201900: Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 128\u2013137. IEEE Computer Society, Washington, DC, USA (2000)","DOI":"10.1109\/ASYNC.2000.836990"},{"key":"4_CR8_4","unstructured":"Chapiro, D.: Globally asynchronous locally synchronous systems. Ph.D. thesis, Stanford University (1984)"},{"issue":"8","key":"4_CR9_4","doi-asserted-by":"publisher","first-page":"857","DOI":"10.1109\/TVLSI.2004.831476","volume":"12","author":"T Chelcea","year":"2004","unstructured":"Chelcea, T., Nowick, S.M.: Robust interfaces for mixed-timing systems. IEEE Trans. VLSI Syst. 12(8), 857\u2013873 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"4_CR10_4","doi-asserted-by":"crossref","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic synthesis of asynchronous controllers and interfaces. Springer, Berlin, ISBN: 3-540-43152-7 (2002)","DOI":"10.1007\/978-3-642-55989-1"},{"key":"4_CR11_4","doi-asserted-by":"crossref","unstructured":"D\u2019Alessandro, C., Shang, D., Bystrov, A.V., Yakovlev, A., Maevsky, O.V.: Multiple-rail phase-encoding for NoC. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 107\u2013116 (2006)","DOI":"10.1109\/ASYNC.2006.23"},{"issue":"5","key":"4_CR12_4","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"-36","author":"W.J. Dally","year":"1987","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock free message routing in multiprocessor interconnection networks. IEEE Trans Comput C-36(5), 547\u2013553 (1987)","journal-title":"IEEE Trans Comput C"},{"key":"4_CR13_4","first-page":"55","volume-title":"Advanced Research in VLSI","author":"M Dean","year":"1991","unstructured":"Dean, M., Williams, T., Dill, D.: Efficient self-timing with level-encoded 2-phase dual-rail (LEDR). In: C.H. S\u00e9quin (ed.) Advanced Research in VLSI, pp. 55\u201370. MIT Press, Cambridge (1991)"},{"key":"4_CR14_4","doi-asserted-by":"crossref","unstructured":"Dobkin, R., Perelman, Y., Liran, T., Ginosar, R., Kolodny, A.: High rate wave-pipelined asynchronous on-chip bit-serial data link. In: Asynchronous Circuits and Systems, 2007. ASYNC 2007. 13th IEEE International Symposium on, pp. 3\u201314 (2007)","DOI":"10.1109\/ASYNC.2007.20"},{"key":"4_CR15_4","doi-asserted-by":"crossref","unstructured":"Ginosar, R.: Fourteen ways to fool your synchronizer. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 89\u201396. IEEE Computer Society Press, Washington, DC (2003)","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"4_CR16_4","unstructured":"Ho, R., Gainsley, J., Drost, R.: Long wires and asynchronous control. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 240\u2013249. IEEE Computer Society Press, Washington, DC (2004)"},{"key":"4_CR17_4","unstructured":"Ho, R., Horowitz, M.: Lecture 9: More about wires and wire models. Computer Systems Laboratory (2007)"},{"key":"4_CR18_4","unstructured":"International technology roadmap for semiconductors: 2005 edition www.itrs.net\/Links\/2005ITRS\/Home2005.htm . Cited 10 Nov 2009"},{"key":"4_CR19_4","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power and performance evaluation of globally asynchronous locally synchronous processors. In: ISCA \u201902: Proceedings of the 29th annual international symposium on Computer architecture, pp. 158\u2013168. IEEE Computer Society, Washington, DC, USA (2002)","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"4_CR20_4","doi-asserted-by":"crossref","unstructured":"Kameda, Y., Polonsky, S., Maezawa, M., Nanya, T.: Primitive-level pipelining method on delay-insensitive model for RSFQ pulse-driven logic. In: Proceedings of the Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 262\u2013273 (1998)","DOI":"10.1109\/ASYNC.1998.666511"},{"key":"4_CR21_4","doi-asserted-by":"crossref","unstructured":"K\u00e4slin, H.: Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication. Cambridge University Press, Cambridge, ISBN: 978-0-521-88267-5 (2008)","DOI":"10.1017\/CBO9780511805172"},{"issue":"1","key":"4_CR22_4","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/T-C.1974.223773","volume":"-23","author":"R. Keller","year":"1974","unstructured":"Keller, R.: Towards a theory of universal speed-independent modules. IEEE Trans Comput C-23(1), 21\u201333 (1974)","journal-title":"IEEE Trans Comput C"},{"issue":"2","key":"4_CR23_4","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1145\/1150019.1136487","volume":"34","author":"J Kim","year":"2006","unstructured":"Kim, J., Nicopoulos, C., Park, D.: A gracefully degrading and energy-efficient modular router architecture for on-chip networks. SIGARCH Comput. Archit. News 34(2), 4\u201315 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"4_CR24_4","doi-asserted-by":"publisher","DOI":"10.1002\/9780470517147","volume-title":"Synchronization and Arbitration in Digital Systems","author":"DJ Kinniment","year":"2007","unstructured":"Kinniment, D.J.: Synchronization and Arbitration in Digital Systems. John Wiley & Sons, Ltd (2007)"},{"key":"4_CR25_4","unstructured":"Kinniment, D.J., Edwards, D.: Circuit technology in a large computer system. In: Proceedings of the Conference on Computers\u2013Systems and Technology, pp. 441\u2013450 (1972)"},{"key":"4_CR26_4","volume-title":"Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic","author":"T Lin","year":"2009","unstructured":"Lin, T., Chong, K.S., Gwee, B.H., Chang, J.S.: Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic. In: IEEE International Symposium on Circuits and Systems, 2009 (ISCAS 2009), pp. 3162\u20133165 (2009)"},{"key":"4_CR27_4","doi-asserted-by":"crossref","unstructured":"Liu, Y., Nassif, S., Pileggi, L., Strojwas, A.: Impact of interconnect variations on the clock skew of a gigahertz microprocessor. In: Proceedings of the 37th Conference on Design Automation, 2000. Los Angeles, CA, pp. 168\u2013171 (2000)","DOI":"10.1145\/337292.337365"},{"key":"4_CR28_4","doi-asserted-by":"crossref","unstructured":"Ludovici, D., Strano, A., Bertozzi, D., Benini, L., Gaydadjiev, G.N.: Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture. In: 3rd ACM\/IEEE International Symposium on Networks on Chip, pp. 244 \u2013 249 (2009)","DOI":"10.1109\/NOCS.2009.5071473"},{"key":"4_CR29_4","unstructured":"Martin, A.J.: Programming in VLSI: From communicating processes to delay-insensitive circuits. In: C.A.R. Hoare (ed.) Developments in Concurrency and Communication, UT Year of Programming Series, pp. 1\u201364. Addison-Wesley (1990)"},{"key":"4_CR30_4","doi-asserted-by":"crossref","unstructured":"McGee, P., Agyekum, M., Mohamed, M., Nowick, S.: A level-encoded transition signaling protocol for high-throughput asynchronous global communication. In: 14th IEEE International Symposium on Asynchronous Circuits and Systems, 2008 (ASYNC \u201908), pp. 116\u2013127 (2008)","DOI":"10.1109\/ASYNC.2008.24"},{"key":"4_CR31_4","volume-title":"Computer and Communication Networks","author":"NF Mir","year":"2006","unstructured":"Mir, N.F.: Computer and Communication Networks. Prentice Hall, Englewood Cliffs, NJ (2006)"},{"key":"4_CR32_4","doi-asserted-by":"crossref","unstructured":"Miro Panades, I., Greiner, A.: Bi-synchronous fifo for synchronous circuit communication well suited for network-on-chip in gals architectures. In: NOCS \u201907: Proceedings of the First International Symposium on Networks-on-Chip, pp. 83\u201394. IEEE Computer Society, Washington, DC, USA (2007)","DOI":"10.1109\/NOCS.2007.14"},{"key":"4_CR33_4","unstructured":"Mokhov, A., D\u2019Alessandro, C., Yakovlev, A.: Synthesis of multiple rail phase encoding circuits. In: 15th IEEE Symposium on Asynchronous Circuits and Systems, 2009 (ASYNC \u201909), pp. 95\u2013104 (2009)"},{"key":"4_CR34_4","doi-asserted-by":"crossref","unstructured":"Mullins, R., Moore, S.: Demystifying data-driven and pausible clocking schemes. In: ASYNC \u201907: Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 175\u2013185. IEEE Computer Society, Washington, DC, USA (2007)","DOI":"10.1109\/ASYNC.2007.15"},{"key":"4_CR35_4","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"T Murata","year":"1989","unstructured":"Murata, T.: Petri nets: Properties, analysis and applications. In: Proceedings of the IEEE, vol. 77, pp. 541\u2013580 (1989)","journal-title":"In: Proceedings of the IEEE"},{"key":"4_CR36_4","doi-asserted-by":"crossref","unstructured":"Nicolaidis, M.: Time redundancy based soft-error tolerance to rescue nanometer technologies. In: Proceedings of the 17th IEEE VLSI Test Symposium, 1999, pp. 86\u201394 (1999)","DOI":"10.1109\/VTEST.1999.766651"},{"key":"4_CR37_4","volume-title":"Network-on-Chip Architectures","author":"C Nicopoulos","year":"2009","unstructured":"Nicopoulos, C., Narayanan, V., Das, C.R.: Network-on-Chip Architectures. Springer, Berlin (2009)"},{"key":"4_CR38_4","doi-asserted-by":"crossref","unstructured":"Ogg, S., Al-Hashimi, B., Yakovlev, A.: Asynchronous transient resilient links for NoC. In: CODES\/ISSS \u201908: Proceedings of the 6th IEEE\/ACM\/IFIP international conference on Hardware\/Software codesign and system synthesis, pp. 209\u2013214. ACM, New York, NY, USA (2008)","DOI":"10.1145\/1450135.1450182"},{"key":"4_CR39_4","unstructured":"Open Core Protocol www.ocpip.org ."},{"issue":"8","key":"4_CR40_4","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"PP Pande","year":"2005","unstructured":"Pande, P.P., Grecu, C., Jones, M., Ivanov, A., Saleh, R.: Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans Comput 54(8), 1025\u20131040 (2005)","journal-title":"IEEE Trans Comput"},{"key":"4_CR41_4","doi-asserted-by":"crossref","unstructured":"Plana, L., Unger, S.: Pulse-mode macromodular systems. In: Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, 1998 (ICCD \u201998), pp. 348\u2013353 (1998)","DOI":"10.1109\/ICCD.1998.727073"},{"issue":"5","key":"4_CR42_4","doi-asserted-by":"publisher","first-page":"454","DOI":"10.1109\/MDT.2007.149","volume":"24","author":"LA Plana","year":"2007","unstructured":"Plana, L.A., Furber, S.B., Temple, S., Khan, M., Shi, Y., Wu, J., Yang, S.: A gals infrastructure for a massively parallel multiprocessor. IEEE Des. Test 24(5), 454\u2013463 (2007)","journal-title":"IEEE Des. Test"},{"issue":"1","key":"4_CR43_4","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/T-C.1972.223429","volume":"-21","author":"W. Plummer","year":"1972","unstructured":"Plummer, W.: Asynchronous arbiters. IEEE Trans Comput C-21(1), 37\u201342 (1972)","journal-title":"IEEE Trans Comput C"},{"key":"4_CR44_4","doi-asserted-by":"crossref","unstructured":"Poliakov, I., Khomenko, V., Yakovlev, A.: Workcraft \u2014 a framework for interpreted graph models. In: PETRI NETS\u201909: Proceedings of the 30th International Conference on Applications and Theory of Petri Nets, pp. 333\u2013342. Springer-Verlag, Berlin, Heidelberg (2009)","DOI":"10.1007\/978-3-642-02424-5_21"},{"key":"4_CR45_4","unstructured":"Rosenblum, L., Yakovlev, A.: Signal graphs: from self-timed to timed ones. Int. Workshop on Timed Petri Nets, pp. 199\u2013206 (1985)"},{"key":"4_CR46_4","doi-asserted-by":"crossref","unstructured":"Salminen, E., Kulmala, A., Hamalainen, T.D.: Survey of network-on-chip proposals. www.ocpip.org\/white_papers.php . (2008)","DOI":"10.1109\/DSD.2007.4341515"},{"key":"4_CR47_4","first-page":"10","volume":"1","author":"CL Seitz","year":"1980","unstructured":"Seitz, C.L.: Ideas about arbiters. Lambda 1, 10\u201314 (1980)","journal-title":"Lambda"},{"issue":"4","key":"4_CR48_4","doi-asserted-by":"publisher","first-page":"563","DOI":"10.1109\/92.736128","volume":"6","author":"M Shams","year":"1998","unstructured":"Shams, M., Ebergen, J.C., Elmasry, M.I.: Modeling and comparing CMOS implementations of the C-element. IEEE Trans. VLSI Syst. 6(4), 563\u2013567 (1998)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"4_CR49_4","unstructured":"Shang, D., Yakovlev, A., Koelmans, A., Sokolov, D., Bystrov, A.: Dual-rail with alternating-spacer security latch design. Tech. Rep. NCL-EECE-MSD-TR-2005-107, Newcastle University (2005)"},{"key":"4_CR50_4","doi-asserted-by":"crossref","unstructured":"Shi, Y., Furber, S., Garside, J., Plana, L.: Fault tolerant delay insensitive inter-chip communication. In: 15th IEEE Symposium on Asynchronous Circuits and Systems, 2009 (ASYNC \u201909), pp. 77\u201384 (2009)","DOI":"10.1109\/ASYNC.2009.21"},{"issue":"3","key":"4_CR51_4","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1049\/ip-cdt:20045094","volume":"152","author":"D Sokolov","year":"2005","unstructured":"Sokolov, D., Yakovlev, A.: Clockless circuits and system synthesis. IEE Proc. Digit. Tech. 152(3), 298\u2013316 (2005)","journal-title":"IEE Proc. Digit. Tech."},{"issue":"6","key":"4_CR52_4","doi-asserted-by":"publisher","first-page":"993","DOI":"10.1109\/TCAD.2006.884416","volume":"26","author":"D Sokolov","year":"2007","unstructured":"Sokolov, D., Bystrov, A., Yakovlev, A.: Direct mapping of low-latency asynchronous controllers from stgs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26(6), 993\u20131009 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"4_CR53_4","unstructured":"Spars\u00f8, J., Furber, S.: Principles of Asynchronous Circuit Design. Kluwer Academic Publishers, ISBN: 978-0-7923-7613-2, Boston\/Dordrecht\/London (2002)"},{"issue":"6","key":"4_CR54_4","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"IE Sutherland","year":"1989","unstructured":"Sutherland, I.E.: Micropipelines. Commun ACM 32(6), 720\u2013738 (1989)","journal-title":"Commun ACM"},{"key":"4_CR55_4","doi-asserted-by":"crossref","unstructured":"Sutherland, I.E., Fairbanks, S.: GasP: A minimal FIFO control. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 46\u201353. IEEE Computer Society Press (2001)","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"4_CR56_4","unstructured":"Sutherland, I.E., Sproull, R.: The theory of logical effort: Designing for speed on the back of an envelope. In: Proc. IEEE Advanced Research in VLSI, pp. 3\u201316. UC Santa Cruz (1991)"},{"key":"4_CR57_4","unstructured":"Sutherland, I.E., Molnar, C.E., Sproull, R.F., Mudge, J.C.: The Trimosbus. In: C.L. Seitz (ed.) Proceedings of the First Caltech Conference on Very Large Scale Integration, pp. 395\u2013427 (1979)"},{"issue":"1","key":"4_CR58_4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1561\/1000000006","volume":"2","author":"A Taubin","year":"2007","unstructured":"Taubin, A., Cortadella, J., Lavagno, L., Kondratyev, A., Peeters, A.M.G.: Design automation of real-life asynchronous devices and systems. Foundations and Trends in Electronic Design Automation 2(1), 1\u2013133 (2007)","journal-title":"Foundations and Trends in Electronic Design Automation"},{"key":"4_CR59_4","doi-asserted-by":"crossref","unstructured":"Thonnart, Y., Beigne, E., Vivet, P.: Design and implementation of a gals adapter for anoc based architectures. In: 15th IEEE Symposium on Asynchronous Circuits and Systems, 2009 (ASYNC \u201909), pp. 13\u201322 (2009)","DOI":"10.1109\/ASYNC.2009.13"},{"key":"4_CR60_4","doi-asserted-by":"crossref","unstructured":"Thornton, M.A., Fazel, K., Reese, R.B., Traver, C.: Generalized early evaluation in self-timed circuits. In: Proc. Design, Automation and Test in Europe (DATE), pp. 255\u2013259 (2002)","DOI":"10.1109\/DATE.2002.998281"},{"key":"4_CR61_4","doi-asserted-by":"crossref","unstructured":"van Berkel, K., Bink, A.: Single-track handshake signaling with application to micropipelines and handshake circuits. In: Advanced Research in Asynchronous Circuits and Systems, 1996. Proceedings., Second International Symposium on, pp. 122\u2013133 (1996)","DOI":"10.1109\/ASYNC.1996.494444"},{"key":"4_CR62_4","doi-asserted-by":"crossref","DOI":"10.1007\/978-94-009-0487-3","volume-title":"Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems","author":"VI Varshavsky","year":"1990","unstructured":"Varshavsky, V.I., Kishinevsky, M.A., Marakhovsky, V., Yakovlev, A.: Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems. Kluwer Academic Publishers, Dordrecht, The Netherlands (1990)"},{"key":"4_CR63_4","unstructured":"Varshavsky, V., Marakhovsky, V., Rosenblum, L., Tatarinov, Y.S., Yakovlev, A.: Towards fault tolerant hardware implementation of physical layer network protocols. In: Automatic Control and Computer Science (translated from Russian), vol. 20, pp. 71\u201376. Allerton Press (1986)"},{"key":"4_CR64_4","unstructured":"Varshavsky, V.I., Volodarsky, V.Y., Marakhovsky, V.B., Rozenblyum, L.Y., Tatarinov, Y.S., Yakovlev, A.: Structural organization and information interchange protocols for a fault-tolerant self-synchronous ring baseband channel (pt.1). Hardware implementation of protocols for a fault-tolerant self-synchronous ring channel (pt.2). Algorithmic and structural organization of test and recovery facilities in a self-synchronous ring (pt.3), vol. 22, no 4, pp. 44 \u2013 51 (pt.1), no 5, pp. 59 \u2013 67 (pt.2), vol. 23, no 1, pp. 53 \u2013 58 (pt.3). In: Automatic Control and Computer Science. Allerton Press, Inc. (1988, 1989)"},{"issue":"1","key":"4_CR65_4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/BF01788562","volume":"3","author":"T Verhoeff","year":"1988","unstructured":"Verhoeff, T.: Delay-insensitive codes\u2014an overview. Distr Comput 3(1), 1\u20138 (1988)","journal-title":"Distr Comput"},{"key":"4_CR66_4","doi-asserted-by":"crossref","unstructured":"Visweswariah, C.: Death, taxes and failing chips. In: DAC \u201903: Proceedings of the 40th annual Design Automation Conference, pp. 343\u2013347. ACM, New York, NY, USA (2003)","DOI":"10.1145\/775832.775921"},{"issue":"7","key":"4_CR67_4","doi-asserted-by":"publisher","first-page":"798","DOI":"10.1109\/TC.2004.26","volume":"53","author":"A Yakovlev","year":"2004","unstructured":"Yakovlev, A., Furber, S., Krenz, R., Bystrov, A.: Design and analysis os a self-timed duplex communication system. IEEE Trans Comput 53(7), 798\u2013814 (2004)","journal-title":"IEEE Trans Comput"},{"key":"4_CR68_4","doi-asserted-by":"crossref","unstructured":"Yakovlev, A., Varshavsky, V., Marakhovsky, V., Semenov, A.: Designing an asynchronous pipeline token ring interface. In: Asynchronous Design Methodologies, pp. 32\u201341. IEEE Computer Society Press (1995)","DOI":"10.1109\/WCADM.1995.514640"}],"container-title":["Low Power Networks-on-Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-6911-8_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T00:51:56Z","timestamp":1740531116000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-6911-8_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8,27]]},"ISBN":["9781441969101","9781441969118"],"references-count":68,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-6911-8_4","relation":{},"subject":[],"published":{"date-parts":[[2010,8,27]]}}}