{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:51:41Z","timestamp":1725569501840},"publisher-location":"Boston, MA","reference-count":67,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_1","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"3-39","source":"Crossref","is-referenced-by-count":0,"title":["Variations: Sources and Characterization"],"prefix":"10.1007","author":[{"given":"Aditya","family":"Bansal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul M.","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Yu P, Shi SX, Pan DZ (2006) Process variation aware OPC with variational lithography modeling. DAC 785\u2013790","DOI":"10.1016\/j.compositesa.2005.04.024"},{"key":"1_CR2","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1117\/12.601842","volume":"5756","author":"FL Heng","year":"2005","unstructured":"Heng FL, Lee J-f, Gupta P (2005) Towards through-process layout quality metrics. Proc SPIE 5756:161\u2013167","journal-title":"Proc SPIE"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Bansal et al (2009) Yield estimation of SRAM circuits using virtual SRAM fab. ICCAD 631\u2013636","DOI":"10.1145\/1687399.1687516"},{"key":"1_CR4","unstructured":"Ahsan I et al (2006) RTA-driven intra-die variations in stage delay, and parametric sensitivities for 65\u00a0nm technology. VLSI Tech Sym 170\u2013171"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Wang C-C et al (2009) Modeling of layout-dependent stress effect in CMOS design. ICCAD 513\u2013520","DOI":"10.1145\/1687399.1687496"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Sleight J.W et al (2006) Challenges and opportunities for high performance 32\u00a0nm CMOS technology. IEDM 1\u20134","DOI":"10.1109\/IEDM.2006.346881"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Hane M et al (2003) Coupled atomistic 3D process\/device simulation considering both line-edge roughness and random-discrete-dopant effects. SISPAD 99\u2013102","DOI":"10.1109\/SISPAD.2003.1233647"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Zhao W et al (2009) Rigorous extraction of process variations for 65-nm CMOS design. TED 196\u2013203","DOI":"10.1109\/TSM.2008.2011182"},{"key":"1_CR9","unstructured":"Frank DJ et al (1999) Monte carlo modeling of threshold variation due to dopant fluctuations. VLSI Tech Sym 169\u2013170"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Asenov A, Kaya S, Brown AR (May 2003) Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. IEEE TED 1254\u20131260","DOI":"10.1109\/TED.2003.813457"},{"key":"1_CR11","first-page":"87","volume-title":"Integrated atomistic process and device simulation of decananometre MOSFETs","author":"A Asenov","year":"2002","unstructured":"Asenov A, Jaraiz M, Roy S, Roy G, Adamu-Lema F (2002) Integrated atomistic process and device simulation of decananometre MOSFETs. International conference on simulation of semiconductor processes and devices (SISPAD 2002), Tokyo, pp 87\u201390"},{"key":"1_CR12","unstructured":"Franch R, et al (2008) On chip timing uncertainty on IBM microprocessors. In: Proceedings of the international test conference, Santa Clara, CA, pp 1\u20137, October 2008"},{"key":"1_CR13","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1149\/1.2426565","volume":"114","author":"BE Deal","year":"1967","unstructured":"Deal BE, Sklar M, Grove AS, Snow EH (1967) Characteristics of the surface-state charge (Q) of thermally oxidized silicon. J Electrochem Soc 114:266\u2013274","journal-title":"J Electrochem Soc"},{"key":"1_CR14","doi-asserted-by":"publisher","first-page":"1087","DOI":"10.1143\/JJAP.18.1087","volume":"18","author":"N Shiono","year":"1979","unstructured":"Shiono N, Yashiro T (1979) Surface state formation during long-term bias-temperature stress aging of thin SiO2-Si interfaces. Jpn J Appl Phys 18:1087\u20131095","journal-title":"Jpn J Appl Phys"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Bansal A et al (2009) Impacts of NBTI and PBTI on SRAM static\/dynamic noise margins and cell failure probability. J Microelectron Reliab 642\u2013649","DOI":"10.1016\/j.microrel.2009.03.016"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"K\u00fcfl\u00fcoglu H, Alam MA (May 2007) A generalized reaction\u2013diffusion model with explicit H\u2013H2 dynamics for negative-bias temperature-instability (NBTI) degradation. IEEE Trans Electron Devices 1101\u20131107","DOI":"10.1109\/TED.2007.893809"},{"key":"1_CR17","unstructured":"Kimizuka N, Yamaguchi K, Iniai K, Iizuka T, Liu CT, Keller RC, Horiuchi T (2000) NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-pm gate CMOS generation. In: Symposium on VLSI Technology, pp 92\u201393"},{"issue":"5","key":"1_CR18","doi-asserted-by":"publisher","first-page":"2004","DOI":"10.1063\/1.323909","volume":"48","author":"KO Jeppson","year":"1977","unstructured":"Jeppson KO, Svensson CM (1977) Negative bias of MOS devices at high electric fields and degradation of MNOS devices. J Appl Phys 48(5):2004\u20132014","journal-title":"J Appl Phys"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Alam MA (2003) A critical examination of the mechanics of dynamic NBTI for PMOSFETs. In: IEDM technical digest, pp 346\u2013349","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"Chen G, Chuah KY, Li MF, Chan DSH, Ang CH, Zheng JZ, Jin Y, Kwong DL (2003) Dynamic NBTI of PMOS transistors and its impact on device lifetime. In: Proceedings of the IEEE international reliability physics symposium, pp 196\u2013202","DOI":"10.1109\/RELPHY.2003.1197745"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Islam AE, Kufluoglu H, Varghese D, Mahapatra S, Alam MA (2007) Recent issues in negative-bias temperature instability: initial degradation, field dependence of interface trap generation, hole trapping effects, and relaxation. IEEE Tran Electron Devices 54(9)","DOI":"10.1109\/TED.2007.902883"},{"key":"1_CR22","first-page":"684","volume-title":"On the dispersive versus Arrhenius temperature activation of NBTI time evolution","author":"D Varghese","year":"2005","unstructured":"Varghese D, Saha D, Mahapatra S, Ahmed K, Nouri F, Alam MA (2005) On the dispersive versus Arrhenius temperature activation of NBTI time evolution. In: IEDM Technical Digest, Washington, DC, pp 684\u2013687"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Krishnan A et al (2005) Material dependence of hydrogen diffusion: implications for NBTI degradation. In: IEDM technical digest, 688\u2013691","DOI":"10.1109\/IEDM.2005.1609445"},{"key":"1_CR24","first-page":"113","volume-title":"A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultrascaled planar and surround-gate MOSFETs","author":"H K\u00fcfl\u00fco\u02dcglu","year":"2004","unstructured":"K\u00fcfl\u00fco\u02dcglu H, Alam MA (2004) A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultrascaled planar and surround-gate MOSFETs. In: IEDM technical digest, San Francisco, CA, p 113"},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"Mahapatra S, Ahmed K, Varghese D, Islam AE, Gupta G, Madhav L, Saha D, Alam MA (2007) On the physical mechanism of NBTI in silicon oxynitride p-MOSFETs: can difference in insulator processing conditions resolve the interface trap generation versus hole trapping controversy? In: Proceedings of the IEEE international reliability physics symposium","DOI":"10.1109\/RELPHY.2007.369860"},{"issue":"11","key":"1_CR26","doi-asserted-by":"publisher","first-page":"826","DOI":"10.1109\/LED.2005.857684","volume":"26","author":"T Yang","year":"2005","unstructured":"Yang T, Shen C, Li MF, Ang CH, Zhu CX, Yeo YC, Samudra G, Rustagi C, Yu MB, Kwong DL (November 2005) Fast DNBTI components in p-MOSFET with SiON dielectric. IEEE Electron Device Lett 26(11):826\u2013828","journal-title":"IEEE Electron Device Lett"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Rauch SE III (December 2002) The statistics of NBTI-induced VT and beta mismatch shifts in pMOSFETs. Trans Dev Mat Rel 89\u201393","DOI":"10.1109\/TDMR.2002.805119"},{"key":"1_CR28","doi-asserted-by":"crossref","unstructured":"Gusev EP et al (2001) Ultrathin high-K gate stacks for advanced CMOS devices. In: IEDM technical digest, Washington, DC, 451\u2013454","DOI":"10.1109\/IEDM.2001.979537"},{"key":"1_CR29","doi-asserted-by":"crossref","unstructured":"Zhang JF, Eccleston W (1998) Positive bias temperature instability in MOSFET\u2019s. Trans Electron Device 116\u2013124","DOI":"10.1109\/16.658821"},{"key":"1_CR30","doi-asserted-by":"crossref","unstructured":"Zafar S, Callegari A, Gusev E, Fischetti MV (2003) Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks. J Appl Phys 9298\u20139303","DOI":"10.1063\/1.1570933"},{"key":"1_CR31","doi-asserted-by":"crossref","unstructured":"Zafar S (2006) A comparative study of NBTI and PBTI (charge trapping) in SiO2\/HfO2 stacks with FUSI, TiN, Re gates. Symposium on VLSI Technology","DOI":"10.7567\/SSDM.2007.A-3-1"},{"key":"1_CR32","doi-asserted-by":"crossref","unstructured":"Onishi K et al (June 2003) Bias-temperature instabilities of polysilicon gate HfO2 MOSFETs. Trans Electron Device 1517\u20131524","DOI":"10.1109\/TED.2003.813522"},{"key":"1_CR33","doi-asserted-by":"crossref","unstructured":"Grasser T et al (2007) Simultaneous extraction of recoverable and permanent components contributing to bias-temperature instability. IEDM Technical Digest 2007, pp 801\u2013804","DOI":"10.1109\/IEDM.2007.4419069"},{"key":"1_CR34","doi-asserted-by":"crossref","unstructured":"Rangan S, Mielke N, Yeh ECC (2003) Universal recovery behavior of negative bias temperature instability. In: Proceedings of the IEEE IEDM 2003, pp 341\u2013344","DOI":"10.1109\/IEDM.2003.1269294"},{"key":"1_CR35","first-page":"448","volume-title":"Analysis of NBTI degradation- and recovery-behavior based on ultra fast VT-measurements","author":"H Reisinger","year":"2006","unstructured":"Reisinger H, Blank O, Heinrigs W, M\u00fchlhoff A, Gustin W, Schl\u00fcnder C (2006) Analysis of NBTI degradation- and recovery-behavior based on ultra fast VT-measurements. In: Proceedings of the IEEE international reliability physics symposium (IRPS), Dallas, TX, pp 448\u2013453"},{"key":"1_CR36","doi-asserted-by":"crossref","unstructured":"Ramey S, Prasad C, Agostinelli M, Pae S, Walstra S, Gupta S, Hicks J (2009) Frequency and recovery effects in high-\u03ba BTI degradation. IRPS, pp 1023\u20131027","DOI":"10.1109\/IRPS.2009.5173404"},{"key":"1_CR37","doi-asserted-by":"crossref","unstructured":"Denais M (2004) Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide. IEEE Trans Device Mater Reliability 715\u2013722","DOI":"10.1109\/TDMR.2004.840856"},{"key":"1_CR38","doi-asserted-by":"crossref","unstructured":"Liu Z, McGaughy BW, Ma JZ (2006) Design tools for reliability analysis. In: Design automation conference, San Francisco, CA, 182\u2013187, July 2006","DOI":"10.1145\/1146909.1146960"},{"key":"1_CR39","first-page":"370","volume-title":"NBTI-aware synthesis of digital circuits","author":"SV Kumar","year":"2007","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2007) NBTI-aware synthesis of digital circuits. In: Design Automation Conference (DAC), San Diego, CA, pp 370\u2013375"},{"key":"1_CR40","doi-asserted-by":"crossref","unstructured":"Kang K et al (2007) Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis. TCAD, IEEE Transactions on Computer Aided Design, pp 1770\u20131781","DOI":"10.1109\/TCAD.2007.896317"},{"key":"1_CR41","doi-asserted-by":"crossref","unstructured":"Lin JC et al (2007) Time dependent Vccmin degradation of SRAM fabricated with high-k gate dielectrics. In: International Reliability Physics Symposium (IRPS), pp 439\u2013444","DOI":"10.1109\/RELPHY.2007.369930"},{"key":"1_CR42","unstructured":"Kim T-h, Wang X, Kim CH (2010) On-chip reliability monitors for measuring circuit degradation. J Microelectron Reliability, 1039\u20131053"},{"key":"1_CR43","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1109\/16.981213","volume":"49","author":"MA Alam","year":"2002","unstructured":"Alam MA, Weir BE, Silverman PJ (2002) A study of examination of physical model for direct tunneling current in soft and hard breakdown \u2013 part II: principles of area, thickness, and voltage scaling. IEEE Trans Electron Devices 49:239\u2013246","journal-title":"IEEE Trans Electron Devices"},{"key":"1_CR44","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1109\/16.981212","volume":"49","author":"MA Alam","year":"2002","unstructured":"Alam MA, Weir BE, Silverman PJ (2002) A study of soft and hard breakdown \u2013 part I: analysis of statistical percolation conductance. IEEE Trans Electron Devices 49:232\u2013238","journal-title":"IEEE Trans Electron Devices"},{"key":"1_CR45","doi-asserted-by":"crossref","unstructured":"Agarwal K, Liu F, McDowell C, Nassif S, Nowka K, Palmer M, Acharyya D, Plusquellic J (2006) A test structure for characterizing local device mismatches. In: Symposium on VLSI Circuits, pp 67\u201368","DOI":"10.1109\/VLSIC.2006.1705315"},{"issue":"9","key":"1_CR46","doi-asserted-by":"publisher","first-page":"1951","DOI":"10.1109\/JSSC.2008.2001896","volume":"43","author":"S Mukhopadhyay","year":"2008","unstructured":"Mukhopadhyay S, Kim K, Jenkins K, Chuang C, Roy K (2008) An on-chip test structure and digital measurement method for statistical characterization of local random variability in a process. J Solid State Circuits 43(9):1951\u20131963","journal-title":"J Solid State Circuits"},{"issue":"9","key":"1_CR47","doi-asserted-by":"publisher","first-page":"2616","DOI":"10.1109\/JSSC.2009.2025342","volume":"44","author":"R Rao","year":"2009","unstructured":"Rao R, Jenkins K, Kim J (2009) A local random variability detector with complete digital on-chip measurement circuitry. J Solid State Circuits 44(9) 2616\u20132623","journal-title":"J Solid State Circuits"},{"key":"1_CR48","doi-asserted-by":"crossref","unstructured":"Klimach H et al (2004) Characterization of MOS transistor current mismatch. In: Symposium on integrated circuits syst design, 33\u201338","DOI":"10.1145\/1016568.1016585"},{"issue":"15","key":"1_CR49","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1049\/el:20070017","volume":"43","author":"V Wang","year":"2007","unstructured":"Wang V, Shepard K (2007) On-chip transistor characterization arrays for variability analysis. Electron Lett 43(15):806\u2013806","journal-title":"Electron Lett"},{"key":"1_CR50","doi-asserted-by":"crossref","unstructured":"Drego N, Chandrakasan A, Boning D (2007) A test-structure to efficiently study threshold-voltage variation in large MOSFET arrays. In: International symposium on quality electronic design, San Jose, CA, 281\u2013286","DOI":"10.1109\/ISQED.2007.24"},{"key":"1_CR51","doi-asserted-by":"crossref","unstructured":"Terado K, Eimitsu M (2003) A test circuit for measuring MOSFET threshold and voltage mismatch. In: International conference on microelectronics test structures, pp 227\u2013231","DOI":"10.1109\/ICMTS.2003.1197466"},{"key":"1_CR52","doi-asserted-by":"crossref","unstructured":"Kim C et al (2005) Self calibrating circuit design for variation tolerant VLSI systems. In: International online listing symposium, 100\u2013105","DOI":"10.1109\/IOLTS.2005.63"},{"key":"1_CR53","doi-asserted-by":"crossref","first-page":"1838","DOI":"10.1109\/TCSI.2009.2037449","volume":"99","author":"M Meterellyioz","year":"2010","unstructured":"Meterellyioz M, Song P, Stellari F, Kulkarni J, Roy K (2010) Characterization of random process variations using ultralow-power, high-sensitivity, bias-free sub-threshold process sensor. IEEE Tran Circuits Syst 99:1838\u20131847","journal-title":"IEEE Tran Circuits Syst"},{"key":"1_CR54","doi-asserted-by":"crossref","unstructured":"Syal A. Lee V, Ivanov A, Altel H (2001) CMOS differential and absolute thermal sensors. In: International online listing symposium, 127\u2013132","DOI":"10.1109\/OLT.2001.937832"},{"issue":"8","key":"1_CR55","doi-asserted-by":"publisher","first-page":"1642","DOI":"10.1109\/JSSC.2005.852041","volume":"40","author":"P Chen","year":"2005","unstructured":"Chen P, Chen C, Tsai C, Ku W (2005) A time-to-digital-converter-based CMOS smart temperature sensor. J Solid State Circuits 40(8):1642\u20131648","journal-title":"J Solid State Circuits"},{"issue":"3","key":"1_CR56","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/92.609869","volume":"5","author":"V Szekely","year":"2007","unstructured":"Szekely V, Marta C, Kohari Z, Rencz M (2007) CMOS sensors for on-line thermal monitoring of VLSI circuits. IEEE Trans VLSI Syst 5(3)270\u2013276","journal-title":"IEEE Trans VLSI Syst"},{"key":"1_CR57","unstructured":"Chen Q, Meterelliyoz M, Roy K (2006) A CMOS thermal sensor and its application in temperature adaptive design. In: International symposium on quality electronic design, 248\u2013253"},{"key":"1_CR58","doi-asserted-by":"publisher","first-page":"5246","DOI":"10.1109\/ISCAS.2005.1465818","volume":"5","author":"B Zhou","year":"2005","unstructured":"Zhou B, Khouas A (2005) Measurement of delay mismatch due to process variations by means of modified ring oscillators. Int Sympo Circuits Syst 5:5246\u20135249","journal-title":"Int Sympo Circuits Syst"},{"key":"1_CR59","doi-asserted-by":"crossref","unstructured":"Bhushan M, Ketchen M, Polonsky S, Gattiker A, (2006) Ring oscillator based technique for measuring variability statistics. In: International conference on microelectronics text structure, 87\u201392","DOI":"10.1109\/ICMTS.2006.1614281"},{"key":"1_CR60","doi-asserted-by":"crossref","unstructured":"Karl E, Singh P, Blaauw D, Sylvester D (2008) Compact In-Situ sensors for monitoring negative bias temperature instability effect and oxide degradation. In: International conference on solid state circuits, 410\u2013413","DOI":"10.1109\/ISSCC.2008.4523231"},{"key":"1_CR61","doi-asserted-by":"publisher","first-page":"817","DOI":"10.1109\/JSSC.2010.2040125","volume":"45","author":"J Keane","year":"2010","unstructured":"Keane J, Wang V, Persaud D, Kim C (2010) An all-In-One silicon odometer for separately monitoring HCI, BTI and TDDB. J Solid State Circuits 45:817\u2013829","journal-title":"J Solid State Circuits"},{"key":"1_CR62","unstructured":"Kim J, Rao R, Mukhopadhyay S, Chuang C (2008) Ring oscillator circuit structures for measurement of isolated NBTI\/PBTI effects. In: International conference on integrated circuit design and Technology, 163\u2013166"},{"key":"1_CR63","unstructured":"Drake A. Senger R, Deogun H, Carpenter G, Ghiasi S, Nguyen T, James N, Floyd M, Pokala V (2007) A distributed critical-path timing monitor for a 65\u00a0nm high-performance microprocessor. In: International conference on solid state circuits, 398\u2013399"},{"key":"1_CR64","doi-asserted-by":"crossref","unstructured":"Saneyoshi E, Nose K, Mizuno M (2010) A precise tracking NBTI-degradation monitor independent of NBTI recovery effect. In: International conference on solid state circuits, 192\u2013193","DOI":"10.1109\/ISSCC.2010.5433994"},{"issue":"4","key":"1_CR65","doi-asserted-by":"publisher","first-page":"946","DOI":"10.1109\/JSSC.2008.917506","volume":"43","author":"A Bhavnagarwala","year":"2008","unstructured":"Bhavnagarwala A, Kosonocky S, Radens C, Chan Y, Stawiasz K, Srinivasan U, Kowalczyk S, Ziegler M (2008) A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing. J Solid State Circuits 43(4):946\u2013955","journal-title":"J Solid State Circuits"},{"key":"1_CR66","doi-asserted-by":"crossref","unstructured":"Mojumder N, Mukhopadhyay S, Kim J, Chuang C, Roy K (2010) Self-repairing SRAM using on-chip detection and compensation. IEEE Trans VLSI Syst 75\u201384","DOI":"10.1109\/TVLSI.2008.2008808"},{"key":"1_CR67","doi-asserted-by":"crossref","unstructured":"Ghosh A, Kim J, Rao R, Chuang C (2008) On-chip process variation detection using slew-rate monitoring circuit. In: International conference on VLSI design, 143\u2013149","DOI":"10.1109\/VLSI.2008.67"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T05:44:30Z","timestamp":1605678270000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":67,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_1","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]}}}