{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T04:27:46Z","timestamp":1743049666963,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":55,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_10","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"337-363","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Low-Power Techniques for FPGAs"],"prefix":"10.1007","author":[{"given":"Nikil","family":"Mehta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"DeHon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"issue":"6","key":"10_CR1","doi-asserted-by":"publisher","first-page":"1132","DOI":"10.1109\/TCAD.2005.855945","volume":"25","author":"C Ababei","year":"2006","unstructured":"Ababei C, Mogal H, Bazargan K (2006) Three-dimensional place and route for FPGAs. IEEE Trans Comput Aided Des Integr Circ Syst 25(6):1132\u20131140","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Abnous A, Zhang H, Wan M, Varghese G, Prabhu V, Rabaey J (eds) (2002) The application of programmable DSPs in mobile communications, Chichester, UK. doi: 10.1002\/0470845902 chap. 17: The pleiades architecture. Wiley, pp 327\u2013359","DOI":"10.1002\/0470845902.ch17"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Ahmed E, Rose J (2000) The effect of LUT and cluster size on deep-submicron FPGA performance and density. In: Proceedings of the international symposium on field-programmable gate arrays. ACM, New York, NY, pp 3\u201312","DOI":"10.1145\/329166.329171"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Anderson J, Najm F (2002) Power-aware technology mapping for LUT-based FPGAs. In: Proceedings of the international conference on field-programmable technology, pp 211\u2013218","DOI":"10.1109\/FPT.2002.1188684"},{"key":"10_CR5","unstructured":"Anderson J, Najm F (2004) Low-power programmable routing circuitry for FPGAs. In: Proceedings of the international conference on computer-aided design"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Anderson J, Najm F, Tuan T (2004) Active leakage power optimization for FPGAs. In: Proceedings of the international symposium on field-programmable gate arrays","DOI":"10.1145\/968280.968287"},{"issue":"3","key":"10_CR7","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.2004.1274005","volume":"37","author":"T Austin","year":"2004","unstructured":"Austin T, Blaauw D, Mudge T, Flautner K (2004) Making typical silicon matter with Razor. IEEE Comput 37(3):57\u201365","journal-title":"IEEE Comput"},{"key":"10_CR8","unstructured":"Betz V (1999) VPR and T-VPack: versatile packing, placement and routing for FPGAs. <http:\/\/www.eecg.toronto.edu\/\u02dcvaughn\/vpr\/vpr.html>. Version 4.30"},{"issue":"1","key":"10_CR9","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/JSSC.2008.2007148","volume":"44","author":"KA Bowman","year":"2009","unstructured":"Bowman KA, Tschanz JW, Kim NS, Lee JC, Wilkerson CB, Lu SLL, Karnik T, De VK (2009) Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance. IEEE J Solid State Circuits 44(1):49\u201363","journal-title":"IEEE J Solid State Circuits"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Calhoun B, Honore F, Chandrakasan A (2003) Design methodology for fine-grained leakage control in MTCMOS. In: Proceedings of the international symposium on low power electronics and design","DOI":"10.1145\/871506.871535"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Chen C, Wong HSP, Mitra S, Parsa R, Patil N, Chong S, Akarvardar K, Provine J, Lewis D, Watt J, Howe RT (2010) Efficient FPGAs using nanoelectromechanical relays. In: Proceedings of the international symposium on field-programmable gate arrays. ACM Press, New York, NY, p 273","DOI":"10.1145\/1723112.1723158"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Cheng L, Chen D, Wong MD (2007) GlitchMap: An FPGA technology mapper for low power considering glitches. In: Proceedings of the ACM\/IEEE design automation conference, pp 318\u2013323","DOI":"10.1109\/DAC.2007.375179"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Chow C, Tsui L, Leong P, Luk W, Wilton S (2005) Dynamic voltage scaling for commercial FPGAs. Proceedings of the international conference on field-programmable technology, pp 173\u2013180","DOI":"10.1109\/FPT.2005.1568543"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"DeHon A (1998) Comparing computing machines. In: Configurable computing: technology and applications, proceedings of SPIE, vol. 3526, SPIE","DOI":"10.1117\/12.327025"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"DeHon A (1999) Balancing Interconnect and computation in a reconfigurable computing array (or, why you don\u2019t really want 100% LUT utilization). In: Proceedings of the international symposium on field-programmable gate arrays, pp 69\u201378","DOI":"10.1145\/296399.296431"},{"issue":"2","key":"10_CR16","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1109\/TCAD.2009.2035564","volume":"29","author":"Q Dinh","year":"2010","unstructured":"Dinh Q, Chen D, Wong M (2010) A routing approach to reduce glitches in low power FPGAs. IEEE Trans Comput Aided Des Integr Circ Syst 29(2):235\u2013240","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Farrahi AH, Sarrafzadeh M (1994) FPGA technology mapping for power minimization. In: Proceedings of the international conference on field-programmable logic and applications, Springer, London, pp 66\u201377","DOI":"10.1007\/3-540-58419-6_70"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Gayasen A, Lee K, Vijaykrishnan N, Kandemir M, Irwin M, Tuan T (2004) A Dual-Vdd low power FPGA architecture. In: Proceedings of the international conference on field- programmable logic and applications, Springer, pp 145\u2013157","DOI":"10.1007\/978-3-540-30117-2_17"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Gayasen A, Tsai Y, Vijaykrishnan N, Kandemir M, Irwin MJ, Tuan T (2004) Reducing leakage energy in FPGAs using region-constrained placement. In: Proceedings of the international symposium on field-programmable gate arrays, pp 51\u201358","DOI":"10.1145\/968280.968289"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"George V, Zhang H, Rabaey J (1999) The design of a low energy FPGA. In: Proceedings of the international symposium on low power electronics and design, pp 188\u2013193","DOI":"10.1145\/313817.313920"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Gupta S, Anderson J, Farragher L, Wang Q (2007) CAD techniques for power optimization in Virtex-5 FPGAs. In: Proceedings of the IEEE custom integrated circuits conference, pp 85\u201388","DOI":"10.1109\/CICC.2007.4405687"},{"issue":"9","key":"10_CR22","doi-asserted-by":"publisher","first-page":"1555","DOI":"10.1109\/TCAD.2008.927673","volume":"27","author":"H Hassan","year":"2008","unstructured":"Hassan H, Anis M, Elmasry M (2008) Input vector reordering for leakage power reduction in FPGAs. IEEE Trans Comput Aided Des Integr Circ Syst 27(9):1555\u20131564","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"10_CR23","unstructured":"Hauck S, DeHon A (eds) (2008) Reconfigurable computing: the theory and practice of FPGABased computation. systems-on-silicon. Elsevier Burlington, MA"},{"key":"10_CR24","doi-asserted-by":"crossref","unstructured":"Hioki M, Kawanami T, Tsutsumi T, Nakagawa T, Sekigawa T, Koike H (2006) Evaluation of granularity on threshold voltage control in flex power FPGA. In: Proceedings of the international conference on field-programmable technology, pp 17\u201324","DOI":"10.1109\/FPT.2006.270386"},{"issue":"2","key":"10_CR25","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1344418.1344426","volume":"13","author":"Y Hu","year":"2008","unstructured":"Hu Y, Lin Y, He L, Tuan T (2008) Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming. ACM Trans Des Autom Electron Syst 13(2):1\u201329","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"10_CR26","doi-asserted-by":"crossref","unstructured":"Jamieson P, Luk W, Wilton SJ, Constantinides GA (2009) An energy and power consumption analysis of FPGA routing architectures. In: Proceedings of the international conference on field- programmable technology, pp 324\u2013327","DOI":"10.1109\/FPT.2009.5377675"},{"key":"10_CR27","doi-asserted-by":"crossref","unstructured":"Kawanami T, Hioki M, Matsumoto Y, Tsutsumi T, Nakagawa T, Sekigawa T, Koike H (2006) Optimal set of body bias voltages for an FPGA with field-programmable Vth components. Proceedings of the international conference on field-programmable technology, pp 329\u2013332","DOI":"10.1109\/FPT.2006.270340"},{"issue":"4598","key":"10_CR28","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrik","year":"1983","unstructured":"Kirkpatrik S, Gellatt Jr, CD, Vecchi MP (1983) Optimization by simulated annealing. Science 220(4598):671\u2013680","journal-title":"Science"},{"key":"10_CR29","doi-asserted-by":"crossref","unstructured":"Klein M (2005) The Virtex-4 power play. Xcell J (52):16\u201319","DOI":"10.1049\/pe:20050402"},{"issue":"2","key":"10_CR30","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon I, Rose J (2007) Measuring the gap between FPGAs and ASICs. IEEE Trans Comput Aided Des Integr Circ Syst 26(2):203\u2013215","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"10_CR31","doi-asserted-by":"crossref","unstructured":"Kusse E, Rabaey J (1998) Low-energy embedded FPGA structures. In: Proceedings of the international symposium on low power electronics and design, pp 155\u2013160","DOI":"10.1145\/280756.280873"},{"issue":"11","key":"10_CR32","doi-asserted-by":"publisher","first-page":"1521","DOI":"10.1109\/TVLSI.2008.2001237","volume":"16","author":"J Lamoureux","year":"2008","unstructured":"Lamoureux J, Lemieux GGF, Wilton SJE (2008) GlitchLess: dynamic power minimization in FPGAs through edge alignment and glitch filtering. IEEE Trans VLSI Syst 16(11):1521\u20131534","journal-title":"IEEE Trans VLSI Syst"},{"key":"10_CR33","doi-asserted-by":"crossref","unstructured":"Lamoureux J, Wilton S (2003) On the interaction between power-aware FPGA CAD algorithms. In: Proceedings of the international conference on computer-aided design. IEEE Computer Society, Washington, DC","DOI":"10.1109\/ICCAD.2003.159755"},{"key":"10_CR34","doi-asserted-by":"crossref","unstructured":"Lemieux G, Lee E, Tom M, Yu A (2004) Directional and single-driver wires in fpga interconnect. In: Proceedings of the international conference on field-programmable technology, pp 41\u201348","DOI":"10.1109\/FPT.2004.1393249"},{"key":"10_CR35","doi-asserted-by":"crossref","unstructured":"Lewis D, Ahmed E, Cashman D, Vanderhoek T, Lane C, Lee A, Pan P (2009) Architectural enhancements in Stratix-III and Stratix-IV. In: Proceedings of the international symposium on field-programmable gate arrays, ACM, pp 33\u201342","DOI":"10.1145\/1508128.1508135"},{"key":"10_CR36","doi-asserted-by":"crossref","unstructured":"Li F, Chen D, He L, Cong J (2003) Architecture evaluation for power-efficient FPGAs. In: Proceedings of the International symposium on field-programmable gate arrays, ACM Press, New York, NY, p 175","DOI":"10.1145\/611817.611844"},{"key":"10_CR37","doi-asserted-by":"crossref","unstructured":"Li F, Lin Y, He L (2004) FPGA power reduction using configurable dual-Vdd. In: Proceedings of the ACM\/IEEE design automation conference, ACM, pp 735\u2013740","DOI":"10.1145\/996566.996767"},{"key":"10_CR38","unstructured":"Li F, Lin Y, He L (2004) Vdd programmability to reduce FPGA interconnect power. In: Proceedings of the International Conference on Computer-Aided Design, IEEE, pp 760\u2013765"},{"key":"10_CR39","doi-asserted-by":"crossref","unstructured":"Li F, Lin Y, He L, Cong J (2004) Low-power FPGA using pre-defined dual-Vdd\/dual-Vt fabrics. In: Proceedings of the international symposium on field-programmable gate arrays, ACM, p 4250","DOI":"10.1145\/968280.968288"},{"issue":"1","key":"10_CR40","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1145\/966137.966139","volume":"9","author":"H Li","year":"2004","unstructured":"Li H, Katkoori S, Mak WK (2004) Power minimization algorithms for LUT-based FPGA technology mapping. ACM Trans Des Autom Electron Syst 9(1):33\u201351","journal-title":"ACM Trans Des Autom Electron Syst"},{"issue":"10","key":"10_CR41","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1109\/TVLSI.2008.2005098","volume":"17","author":"M Lin","year":"2009","unstructured":"Lin M, El Gamal A (2009) A low-power field-programmable gate array routing fabric. IEEE Trans VLSI Syst 17(10):1481\u20131494","journal-title":"IEEE Trans VLSI Syst"},{"issue":"2","key":"10_CR42","doi-asserted-by":"publisher","first-page":"216","DOI":"10.1109\/TCAD.2006.887920","volume":"26","author":"M Lin","year":"2007","unstructured":"Lin M, El Gamal A, Lu YC, Wong S (2007) Performance benefits of monolithically stacked 3- D FPGA. IEEE Trans Comput Aided Des Integr Circ Syst 26(2):216\u2013229","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"11","key":"10_CR43","doi-asserted-by":"publisher","first-page":"1712","DOI":"10.1109\/TCAD.2005.852293","volume":"24","author":"Y Lin","year":"2005","unstructured":"Lin Y, Cong J (2005) Power modeling and characteristics of field programmable gate arrays. IEEE Trans Comput Aided Des Integr Circ Syst 24(11):1712\u20131724","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"10","key":"10_CR44","doi-asserted-by":"publisher","first-page":"2023","DOI":"10.1109\/TCAD.2006.870858","volume":"25","author":"Y Lin","year":"2006","unstructured":"Lin Y, He L (2006) Dual-Vdd interconnect with chip-level time slack allocation for FPGA power reduction. IEEE Trans Comput Aided Des Integr Circ Syst 25(10):2023\u20132034","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"10_CR45","doi-asserted-by":"crossref","unstructured":"McMurchie L, Ebeling C (1995) PathFinder: a negotiation-based performance-driven router for FPGAs. In: Proceedings of the international symposium on field-programmable gate arrays, ACM, pp 111\u2013117","DOI":"10.1109\/FPGA.1995.242049"},{"key":"10_CR46","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1145\/1059876.1059881","volume":"10","author":"K Poon","year":"2005","unstructured":"Poon K, Wilton S, Yan A (2005) A detailed power model for field-programmable gate arrays. ACM Trans Des Autom Electron Syst 10:279\u2013302","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"10_CR47","doi-asserted-by":"crossref","unstructured":"Rahman A, Das S, Tuan T, Trimberger S (2006) Determination of power gating granularity for FPGA fabric. In: Proceedings of the IEEE custom integrated circuits conference, pp 9\u201312","DOI":"10.1109\/CICC.2006.320938"},{"key":"10_CR48","doi-asserted-by":"crossref","unstructured":"Shang L, Kaviani A, Bathala K (2002) Dynamic power consumption in Virtex-II FPGA family. In: Proceedings of the international symposium on field-programmable gate arrays, ACM, p 164","DOI":"10.1145\/503048.503072"},{"key":"10_CR49","doi-asserted-by":"crossref","unstructured":"Singh A, Marek-Sadowska M (2002) Efficient circuit clustering for area and power reduction in FPGAs. In: Proceedings of the international symposium on field-programmable gate arrays, ACM, New York, NY, pp 59\u201366","DOI":"10.1145\/503048.503058"},{"issue":"11","key":"10_CR50","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J Tschanz","year":"2002","unstructured":"Tschanz J, Kao J, Narendra S, Nair R, Antoniadis D, Chandrakasan A, De V (2002) Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J Solid State Circuits 37(11):1396\u20131402","journal-title":"IEEE J Solid State Circuits"},{"key":"10_CR51","unstructured":"Tuan T, Lai B (2003) Leakage power analysis of a 90\u00a0nm FPGA. In: Proceedings of the IEEE custom integrated circuits conference, IEEE, p 57"},{"issue":"2","key":"10_CR52","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1109\/TCAD.2006.885731","volume":"26","author":"T Tuan","year":"2007","unstructured":"Tuan T, Rahman A, Das S, Trimberger S, Kao S (2007) A 90-nm low-power FPGA for battery-powered applications. IEEE Trans Comput Aided Des Integr Circ Syst 26(2):296\u2013300","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"10_CR53","doi-asserted-by":"crossref","unstructured":"Vorwerk K, Raman M, Dunoyer J, Kundu A, Kennings A (2008) A technique for minimizing power during FPGA placement. In: Proceedings of the international conference on field- programmable logic and applications, pp 233\u2013238","DOI":"10.1109\/FPL.2008.4629937"},{"key":"10_CR54","doi-asserted-by":"crossref","unstructured":"Wilton S, Ang S, Luk W (2004) The impact of pipelining on energy per operation in fieldprogrammable gate arrays. In: Proceedings of the international conference on field- programmable logic and applications, Springer, pp 719\u2013728","DOI":"10.1007\/978-3-540-30117-2_73"},{"key":"10_CR55","doi-asserted-by":"crossref","unstructured":"Zhou Y, Thekkel S, Bhunia S (2007) Low power FPGA design using hybrid CMOS-NEMS approach. In: Proceedings of the international symposium on low power electronics and design, ACM, p 19","DOI":"10.1145\/1283780.1283785"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:28:01Z","timestamp":1740680881000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":55,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_10","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}