{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:38:38Z","timestamp":1743136718877,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":18,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_11","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"365-380","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Variation and Aging Tolerance in FPGAs"],"prefix":"10.1007","author":[{"given":"Nikil","family":"Mehta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"DeHon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"11_CR1","unstructured":"Achronix Semiconductor Corporation, Inc. (2010) Achronix Speedster Data Sheet, preliminary (v1.0) edn http:\/\/www.achronix.com\/"},{"key":"11_CR2","unstructured":"Katsuki K, Kotani M, Kobayashi K, Onodera H (2005) A yield and speed enhancement scheme under within-die variations on 90\u00a0nm LUT array. In: Proceedings of the IEEE custom integrated circuits conference, pp 601\u2013604"},{"issue":"3","key":"11_CR3","doi-asserted-by":"publisher","first-page":"423","DOI":"10.1109\/TVLSI.2008.2011555","volume":"18","author":"A Kumar","year":"2010","unstructured":"Kumar A, Anis M (2010) FPGA design for timing yield under process variations. IEEE Trans VLSI Syst 18(3):423\u2013435","journal-title":"IEEE Trans VLSI Syst"},{"issue":"2","key":"11_CR4","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TVLSI.2007.912027","volume":"16","author":"Y Lin","year":"2008","unstructured":"Lin Y, He L, Hutton M (2008) Stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for FPGAs. IEEE Trans VLSI Syst 16(2):124","journal-title":"IEEE Trans VLSI Syst"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Lucas G, Dong C, Chen D (2010) Variation-aware placement for FPGAs with multi-cycle statistical timing analysis. In: Proceedings of the international symposium on field-programmable gate arrays. ACM, New York, NY, pp 177\u2013180","DOI":"10.1145\/1723112.1723143"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Manohar R (2006) Reconfigurable asynchronous logic. In: Proceedings of the IEEE custom integrated circuits conference, pp 13\u201320","DOI":"10.1109\/CICC.2006.320939"},{"issue":"6","key":"11_CR7","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1109\/JPROC.2006.875789","volume":"94","author":"A Martin","year":"2006","unstructured":"Martin A, Nystrom M (2006) Asynchronous techniques for system-on-chip design. Proc IEEE 94(6):1089\u20131120","journal-title":"Proc IEEE"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Paul S, Mukhopadhyay S, Bhunia S (2009) A variation-aware preferential design approach for memory based reconfigurable computing. In: Proceedings of the international conference on computer-aided design. ACM, New York, NY, pp 180\u2013183","DOI":"10.1145\/1687399.1687431"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Ramakrishnan K, Suresh S, Vijaykrishnan N, Irwin M (2007) Impact of NBTI on FPGAs. In: Proceedings of the international conference on VLSI design. IEEE Computer Society, pp 717\u2013722","DOI":"10.1109\/VLSID.2007.91"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Sedcole P, Cheung PYK (2006) Within-die delay variability in 90\u00a0nm FPGAs and beyond. In: Proceedings of the international conference on field-programmable technology, pp 97\u2013104","DOI":"10.1109\/FPT.2006.270300"},{"issue":"1","key":"11_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1331897.1331900","volume":"1","author":"S Sivaswamy","year":"2008","unstructured":"Sivaswamy S, Bazargan K (2008) Statistical analysis and process variation-aware routing and skew assignment for FPGAs. Trans Reconfig Technol Syst 1(1):1\u201335. doi: http:\/\/doi.acm.org\/10.1145\/1331897.1331900","journal-title":"Trans Reconfig Technol Syst"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Srinivasan S, Mangalagiri P, Xie Y, Vijaykrishnan N, Sarpatwari K (2006) FLAW: FPGA lifetime awareness. In: Proceedings of the ACM\/IEEE design automation conference. ACM, p 635","DOI":"10.1145\/1146909.1147070"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Stott EA, Wong JSJ, Pete Sedcole P, Cheung PYK (2010) Degradation in FPGAs: measurement and modelling. In: Proceedings of the international symposium on field-programmable gate arrays. ACM Press, New York, NY, p 229","DOI":"10.1145\/1723112.1723152"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Tsu W, Macy K, Joshi A, Huang R, Walker N, Tung T, Rowhani O, George V, Wawrzynek J, DeHon A (1999) HSRA: high-speed, hierarchical synchronous reconfigurable array. In: Proceedings of the international symposium on field-programmable gate arrays, pp 125\u2013134","DOI":"10.1145\/296399.296442"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Wong C, Martin A, Thomas P (2003) An architecture for asynchronous FPGAs. In: Proceedings of the international conference on field-programmable technology, pp 170\u2013177","DOI":"10.1109\/FPT.2003.1275745"},{"key":"11_CR16","unstructured":"Wong H, Cheng L, Lin Y, He L (2005) FPGA device and architecture evaluation considering process variations. In: Proceedings of the international conference on computer-aided design. IEEE Computer Society, p. 24"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Wong JSJ, Sedcole P, Cheung PYK (2008) A transition probability based delay measurement method for arbitrary circuits on FPGAs. In: Proceedings of the international conference on field-programmable technology, pp 105\u2013112","DOI":"10.1109\/FPT.2008.4762372"},{"issue":"2","key":"11_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1534916.1534920","volume":"2","author":"JSJ Wong","year":"2009","unstructured":"Wong JSJ, Sedcole P, Cheung PYK (2009) Self-measurement of combinatorial circuit delays in FPGAs. Trans Reconfig Technol Syst 2(2):1\u201322","journal-title":"Trans Reconfig Technol Syst"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T00:18:56Z","timestamp":1676074736000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_11","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}