{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T13:46:51Z","timestamp":1743083211692,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":95,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_2","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"41-80","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Power Dissipation"],"prefix":"10.1007","author":[{"given":"Wei","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Williamson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"2_CR1","unstructured":"International Technology Roadmap for Semiconductors, http:\/\/public.itrs.net\/, United States Semiconductor Industry Association, USA, 2007"},{"issue":"12","key":"2_CR2","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1109\/EDL.1982.25610","volume":"EDL-3","author":"CP Yuan","year":"1982","unstructured":"Yuan CP, Trick TN (1982) A simple formula for the estimation of the capacitance of twodimensional interconnects in VLSI circuits. IEEE Electron Device Let EDL-3(12):391\u2013393","journal-title":"IEEE Electron Device Let"},{"key":"2_CR3","unstructured":"Lee M (1996) A fringing and coupling interconnect line capacitance model for VLSI on-chip wiring delay and crosstalk. In: IEEE international symposium on circuits and systems, Atlanta, GA, USA, pp 233\u2013236"},{"key":"2_CR4","volume-title":"CMOS digital circuit technology","author":"M Shoji","year":"1988","unstructured":"Shoji M (1988) CMOS digital circuit technology. Prentice Hall, Englewood Cliffs, NJ"},{"key":"2_CR5","unstructured":"Vanoostende P et al (1992) Evaluation of the limitations of the simple CMOS power estimation formula: comparison with accurate estimation. In: Proceedings of European workshop on power and timing modelling, Paris, France, pp 16\u201325"},{"key":"2_CR6","volume-title":"Circuits, interconnections, and packaging for VLSI","author":"H Bakoglu","year":"1987","unstructured":"Bakoglu H (1987) Circuits, interconnections, and packaging for VLSI. Addison-Wesley, New York, NY"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Pullela S, Menezes N, Omar J, Pillage L (1993) Skew and delay optimization for reliable buffered clock trees. In: Digest of technical papers of IEEE international conference on computer aided design, Santa Clara, CA, USA, pp 556\u2013562","DOI":"10.1109\/ICCAD.1993.580114"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Zhu D, Dai W, Xi J (Nov 1993) Optimal sizing of high speed clock networks based on distributed RC and transmission line models. In: Digest of technical papers of IEEE international conference on computer aided design, Santa Clara, CA, USA, pp 628\u2013633","DOI":"10.1109\/ICCAD.1993.580151"},{"issue":"4","key":"2_CR9","first-page":"468","volume":"19","author":"HJM Veendrick","year":"1984","unstructured":"Veendrick HJM (1984) Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE JSSC 19(4):468\u2013473","journal-title":"IEEE JSSC"},{"key":"2_CR10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2307-9","volume-title":"Low power design methodologies","author":"JM Rabaey","year":"1996","unstructured":"Rabaey JM, Pedram M (1996) Low power design methodologies. Kluwer, Boston, MA"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Bisdounis L, Koufopavlou O (1999) Analytical modeling of short-circuit energy dissipation in submicron CMOS structures. In: Proceedings of IEEE international conference on electronics, circuits and systems, Pafos, Cyprus, pp 1667\u20131670","DOI":"10.1109\/ICECS.1999.814495"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"da Costa EAC, Cardoso R, Bampi S (2000) Modeling of short circuit power consumption using timing-only logic cell macromodels. In: Proceedings 13th symposium on integrated circuits and systems design, Manaus, Brazil, pp 222\u2013227","DOI":"10.1109\/SBCCI.2000.876034"},{"issue":"1","key":"2_CR13","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/JSSC.2005.859894","volume":"41","author":"S Naffziger","year":"2006","unstructured":"Naffziger S et al (Jan. 2006) The implementation of a 2-core, multi-threaded Itanium family processor. IEEE Solid J-State Circuits 41(1):197\u2013209","journal-title":"IEEE Solid J-State Circuits"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Mistry K, Allen C, Auth C, Beattie B, Bergstrom D, Bost M, Brazier M, Buehler M, Cappellani A, Chau R, Choi C-H, Ding G, Fischer K, Ghani T, Grover R, Han W, Hanken D, Hattendorf M, He J, Hicks J, Heussner R, Ingerly D, Jain P, James R, Jong L, Joshi S, Kenyon C, Kuhn K, Lee K, Liu H, Maiz J, McIntyre B, Moon P, Neirynck J, Pae S, Parker C, Parsons D, Prasad C, Pipes L, Prince M, Ranade P, Reynolds T, Sandford J, Shifren L, Sebastian J, Simon D, Sivakumar S, Smith P, Thomas C, Troeger T, Vandervoorn P, Williams S, Zawadzki K (Dec 2007) A 45\u00a0nm logic technology with High-k+Metal gate transistors, strained silicon, 9 Cu interconnect layers, 193\u00a0nm dry patterning, and 100% Pb-free packaging. In: IEEE international electron devices meeting, Washington, DC, USA","DOI":"10.1109\/IEDM.2007.4418914"},{"issue":"2","key":"2_CR15","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (Feb 2003) Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc IEEE 91(2):305\u2013327","journal-title":"Proc IEEE"},{"key":"2_CR16","volume-title":"Design of high-performance microprocessor circuits","author":"A Chandrakasan","year":"2001","unstructured":"Chandrakasan A, Bowhill W, Fox F (2001) Design of high-performance microprocessor circuits. IEEE, Piscataway, NJ"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Cao KM et al (Dec 2000) BSIM4 gate leakage model including source-drain partition. In: International Electron Device Meeting (IEDM) technology digest, San Francisco, CA, USA, pp 815\u2013818","DOI":"10.1109\/IEDM.2000.904442"},{"key":"2_CR18","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/4.126533","volume":"27","author":"M Nagata","year":"1992","unstructured":"Nagata M (1992) Limitations, innovations and challenges of circuits and devices into a half micrometer and beyong. IEEE J Solid-State Circuits 27:465\u2013472","journal-title":"IEEE J Solid-State Circuits"},{"key":"2_CR19","unstructured":"Hu C (Jun 1994) MOSFET scaling in the next decade and deyong. In: Proceedings of international semiconductor device research symposium, Charlottesville, VA, USA, pp 105\u2013114"},{"issue":"4","key":"2_CR20","doi-asserted-by":"publisher","first-page":"619","DOI":"10.1109\/5.371970","volume":"83","author":"JD Meindl","year":"1995","unstructured":"Meindl JD (1995) Low power microelectronics: retrospect and prospect. Proc IEEE 83(4):619\u2013635","journal-title":"Proc IEEE"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"Iwai H (1998) CMOS scaling towards its limits. In Proceedings of Solid-State and Integrated Circuit Technology, Beijing, China, pp 31\u201334","DOI":"10.1109\/ICSICT.1998.785777"},{"issue":"2\/3","key":"2_CR22","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1147\/rd.462.0235","volume":"46","author":"DJ Frank","year":"2002","unstructured":"Frank DJ (Mar\/May 2002) Power-constrained CMOS scaling limits. IBM J Res Dev. 46(2\/3):235\u2013244","journal-title":"IBM J Res Dev"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Lundstrom M (Dec 2003) Device physics at the scaling limit: what matters? MOSFETs. In: Proc. IEEE Int. Electron Devices Meeting, Washington, DC, USA, pp 33.1.1\u201333.1.4","DOI":"10.1109\/IEDM.2003.1269398"},{"issue":"1","key":"2_CR24","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MCD.2004.1263404","volume":"20","author":"EJ Nowak","year":"2004","unstructured":"Nowak EJ, Aller I, Ludwig T, Kim K, Joshi RV, Chuang CT, Bernstein K, Puri R (Jan-Feb 2004) Turning silicon on its edge. IEEE Circuits Devices Mag 20(1):20\u201331","journal-title":"IEEE Circuits Devices Mag"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S, Roy K (Aug 2003) Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation. In: International symposium on low power electronics and design, Seoul, Korea, pp 172\u2013175","DOI":"10.1145\/871506.871549"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Srivastava A, Bai R, Blaauw D, Sylvester D (2002) Modeling and analysis of leakage power considering within-die process variations. In: Int. symp. low power electronics and design, Monterey, CA, USA, pp 64\u201367","DOI":"10.1109\/LPE.2002.146711"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Rao R, Srivastava A, Blaauw D, Sylvester D (2003) Statistical estimation of leakage current considering inter- and intra-die process variation. In: International symposium on low power electronics and design, Seoul, Korea, pp 19\u201323","DOI":"10.1145\/871506.871530"},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"Narendra S, De V, Borkar S, Antoniadis D, Chandrakasan A (2002) Full-chip sub-threshold leakage power prediction model for sub-0.18um CMOS. In: International symposium on low power electronics and design, Monterey, CA, USA, pp 19\u201323","DOI":"10.1109\/LPE.2002.146702"},{"issue":"6","key":"2_CR29","doi-asserted-by":"crossref","first-page":"613","DOI":"10.1109\/TVLSI.2007.898625","volume":"Syst15","author":"K Agarwal","year":"2007","unstructured":"Agarwal K, Rao R, Sylvester D, Brown R (Jun 2007) Parametric yield analysis and optimization in leakage dominated technologies. Trans. VLSI Syst15(6):613\u2013623","journal-title":"Trans. VLSI"},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"Rao R, Devgan A, Blaauw D, Sylvester D (2004) Parametric yield estimation considering leakage variability. Design automation conf., San Diego, CA, USA, pp 442\u2013447","DOI":"10.1145\/996566.996693"},{"issue":"5","key":"2_CR31","doi-asserted-by":"publisher","first-page":"889","DOI":"10.1109\/JSSC.1986.1052622","volume":"21","author":"SM King","year":"1986","unstructured":"King SM (Oct 1986) Accurate simulation of power dissipation in VLSI circuits. IEEE J Solid State Circuits 21(5):889\u2013891","journal-title":"IEEE J Solid State Circuits"},{"issue":"1","key":"2_CR32","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/92.219908","volume":"1","author":"R Burch","year":"1993","unstructured":"Burch R, Najm FN, Yang P, Trick T (Mar 1993) A Monte Carlo approach for power estimation. IEEE Trans.VLSI syst 1(1):63\u201371","journal-title":"IEEE Trans.VLSI syst"},{"issue":"9","key":"2_CR33","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1109\/TCS.1979.1084687","volume":"26","author":"H Goldstein","year":"1979","unstructured":"Goldstein H (Sept 1979) Controllability\/observability of digital circuits. IEEE Trans. Circuits Syst 26(9):685\u2013693","journal-title":"Circuits Syst"},{"key":"2_CR34","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1002\/j.1538-7305.1959.tb01585.x","volume":"38","author":"C Lee","year":"1959","unstructured":"Lee C (Jul 1959) Representing of switching circuits by binary-decision diagrams. Bell Syst Tech J. 38:985\u2013999","journal-title":"Bell Syst Tech J."},{"issue":"8","key":"2_CR35","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"-35","author":"R Bryant","year":"1986","unstructured":"Bryant R (Aug 1986) Graph-based algorithms for Boolean function manipulation. IEEE Trans Comput Aided Des, C-35(8):677\u2013691","journal-title":"IEEE Trans Comput Aided Des, C"},{"key":"2_CR36","unstructured":"Chou TL, Roy K, Prasad S (Nov 1994) Estimation of circuit activity considering signal correlations and simultaneous switching. In: Proceedings of IEEE international conference on computer-aided design, San Jose, CA, USA, pp 300\u2013303"},{"key":"2_CR37","unstructured":"Ghosh A, Devadas S, Keutzer K, White J (Jun 1992) Estimation of average switching activity in combinational and sequential circuits. In: Proceedings of design automation conference, Anaheim, CA, USA, pp 253\u2013259"},{"key":"2_CR38","doi-asserted-by":"crossref","unstructured":"Monteiro J, Devadas S, Ghosh A (Nov 1993) Retiming sequential circuits for low power. In: Proceedings of IEEE international conference on Computer Aided Design, Santa Clara, CA, USA, pp 398\u2013402","DOI":"10.1109\/ICCAD.1993.580087"},{"key":"2_CR39","doi-asserted-by":"crossref","unstructured":"Chen Z, Roy K (1998) A power macromodeling technique based on power sensitivity. In: Proceedings of design automation conference, San Francisco, CA, USA, pp 678\u2013683","DOI":"10.1145\/277044.277216"},{"key":"2_CR40","doi-asserted-by":"crossref","unstructured":"Gupta S, Najm FN (1997) Power macromodeling for high level power estimation. In: Proceedings of design automation conference, Anaheim, CA, USA, pp 365\u2013370","DOI":"10.1145\/266021.266171"},{"key":"2_CR41","doi-asserted-by":"crossref","unstructured":"Muttreja A, Raghunathan A, Ravi S, Jha NK (2004) Automated energy\/performance macromodeling of embedded software. In: Proceedings of design automation conference, pp 99\u2013102","DOI":"10.1145\/996566.996599"},{"key":"2_CR42","doi-asserted-by":"crossref","unstructured":"Butts JA, Sohi GS (Dec 2000) A static power model for architects. In: Proceedings of international symposium on microarchitecture, Monterey, CA, USA, pp 191\u2013201","DOI":"10.1145\/360128.360148"},{"key":"2_CR43","doi-asserted-by":"crossref","unstructured":"Martin SM et al (Nov 2002) Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In: Proceedings of international conference on computer-aided design, San Jose, CA, USA, pp 721\u2013725","DOI":"10.1145\/774572.774678"},{"issue":"2","key":"2_CR44","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/JSSC.2003.821776","volume":"39","author":"S Narendra","year":"2004","unstructured":"Narendra S et al (Feb 2004) Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18 CMOS. IEEE J Solid-State Circuits 39(2):501\u2013510","journal-title":"IEEE J Solid-State Circuits"},{"issue":"11","key":"2_CR45","doi-asserted-by":"publisher","first-page":"1221","DOI":"10.1109\/TVLSI.2004.836315","volume":"12","author":"YF Tsai","year":"2004","unstructured":"Tsai YF et al (Nov 2004) Characterization and modeling of run-time techniques for leakage power reduction. IEEE Trans VLSI Syst 12(11):1221\u20131232","journal-title":"IEEE Trans VLSI Syst"},{"issue":"2","key":"2_CR46","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/TVLSI.2003.821546","volume":"12","author":"A Abdollahi","year":"2004","unstructured":"Abdollahi A, Fallah F, Pedram M (Feb. 2004) Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Trans VLSI Syst12(2):140\u2013154","journal-title":"IEEE Trans VLSI Syst"},{"key":"2_CR47","unstructured":"BSIM4. http:\/\/www-device.eecs.berkeley.edu\/bsim3\/bsim4.html, Berkeley University, CA, USA, 2009"},{"key":"2_CR48","unstructured":"HSPICE. http:\/\/www.synopsys.com\/products\/mixedsignal\/hspice\/hspice.html, Synopsys, CA, USA, 2005"},{"issue":"2","key":"2_CR49","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/92.994980","volume":"10","author":"S Sirichotiyakul","year":"2002","unstructured":"Sirichotiyakul S et al (Apr 2002) Duet: an accurate leakage estimation and optimization tool for Dual- Vt circuits. IEEE Trans VLSI Syst10(2):79\u201390","journal-title":"IEEE Trans VLSI Syst"},{"key":"2_CR50","doi-asserted-by":"crossref","unstructured":"Lee D et al (Jun 2003) Analysis and minimization techniques for total leakage considering gate oxide leakage. In Proceedings of design automation conference, Anaheim, CA, USA, pp 175\u2013180","DOI":"10.1145\/775832.775878"},{"key":"2_CR51","doi-asserted-by":"crossref","unstructured":"Rao RM et al (Aug 2003) Efficient techniques for gate leakage estimation. In: Proceedings of international symposium on low power electronics & design, Seoul, Korea, pp 100\u2013103","DOI":"10.1145\/871506.871533"},{"key":"2_CR52","doi-asserted-by":"crossref","unstructured":"Rastogi A et al (Jan 2007) An efficient technique for leakage current estimation in sub 65\u00a0nm scaled cmos circuits based on loading effect. In: Proceedings of international conference on, Bangalore, India, VLSI design","DOI":"10.1109\/VLSID.2007.32"},{"key":"2_CR53","doi-asserted-by":"crossref","unstructured":"Do MQ et al (Mar 2007) Leakage-conscious architecture-level power estimation for partitioned and power-gated sram arrays. In: Proceedings of international symposium on quality of electronic design, San Jose, CA, USA, pp 185\u2013191","DOI":"10.1109\/ISQED.2007.97"},{"key":"2_CR54","doi-asserted-by":"crossref","unstructured":"Gopalakrishnan C, Katkoori S (Feb 2003) An architectural leakage power simulator for vhdl structural datapaths. In: Proceedings of international symposium on VLSI circuits, Tampa, FL, USA, pp 211\u2013212","DOI":"10.1109\/ISVLSI.2003.1183470"},{"key":"2_CR55","doi-asserted-by":"crossref","unstructured":"Kumar A, Anis M (Mar 2006) An analytical state dependent leakage power model for FPGAs. In: Proceedings of design automation and test in Europe conference, Munich, Germany, pp 612\u2013617","DOI":"10.1109\/DATE.2006.243995"},{"key":"2_CR56","doi-asserted-by":"crossref","unstructured":"Naveh A et al (May 2006) Power and thermal management in the Intel CoreDuo processor. Intel Technol J 10(2), DOI: 10.1535\/itj.1002.03","DOI":"10.1535\/itj.1002.03"},{"key":"2_CR57","doi-asserted-by":"crossref","unstructured":"Sato T et al (Jan 2005) On-chip thermal gradient analysis and temperature flattening for SoC design. In: Proceedings of the Asia and South Pacific design and automation conference, San Diego, CA, USA, pp 1074\u20131077","DOI":"10.1145\/1120725.1120827"},{"key":"2_CR58","doi-asserted-by":"crossref","unstructured":"Lin S-C, Banerjee K (Nov 2006) An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management. In: Proceedings of international conference on computer-aided design, San Jose, CA, USA, pp 568\u2013574","DOI":"10.1109\/ICCAD.2006.320176"},{"key":"2_CR59","unstructured":"Zhang Y et al (May 2003) HotLeakage: a temperature-aware model of subthreshold and gate leakage for architects. University of Virginia, Technical Report, CS-2003-05"},{"key":"2_CR60","doi-asserted-by":"crossref","unstructured":"Su H, Liu F, Devgan A, Acar E, Nassif S (Aug 2003) Full chip leakage estimation considering power supply and temperature variations. In: Proceedings of international symposium on low power electronics & design, Seoul, Korea, pp 78\u201383","DOI":"10.1145\/871506.871529"},{"issue":"7","key":"2_CR61","doi-asserted-by":"publisher","first-page":"1042","DOI":"10.1109\/TCAD.2005.850860","volume":"24","author":"WP Liao","year":"2005","unstructured":"Liao WP, He L, Lepak KM (July 2005) Temperature and supply voltage aware performance and power modeling at microarchitecture level. IEEE Trans Comput Aided Des Integr Circ Syst 24(7):1042\u20131053","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"2_CR62","unstructured":"Galaxy design platform. http:\/\/www.synopsys.com\/products\/solutions\/galaxyplatform.html, Synopsys, CA, USA, 2008"},{"key":"2_CR63","unstructured":"Li P, Pileggi LT, Ashghi M, Chandra R (Nov 2004) Efficient full-chip thermal modeling and analysis. In: Proceedings of international conference on computer-aided design, San Jose, CA, USA, pp 319\u2013326"},{"key":"2_CR64","unstructured":"Zhan Y, Sapatnekar SS (Oct 2005) A high efficiency full-chip thermal simulation algorithm. In: Proc. int. conf. computer-aided design, San Jose, CA, USA"},{"issue":"5","key":"2_CR65","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","volume":"14","author":"W Huang","year":"2006","unstructured":"Huang W, Ghosh S, Velusamy S, Sankaranarayanan K, Skadron K, Stan M (May 2006) HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Trans VLSI Syst14(5):501\u2013524","journal-title":"IEEE Trans VLSI Syst"},{"issue":"7","key":"2_CR66","doi-asserted-by":"publisher","first-page":"1137","DOI":"10.1016\/S0038-1101(01)00066-1","volume":"45","author":"T Smy","year":"2001","unstructured":"Smy T, Walkey D, Dew S (Jul 2001) Transient 3D heat flow analysis for integrated circuit devices using the transmission line matrix method on a quad tree mesh. Solid-State Electron 45(7):1137\u20131148","journal-title":"Solid-State Electron"},{"key":"2_CR67","unstructured":"Liu P, Qi Z, Li H, Jin L, Wu W, Tan S, Yang J (Oct 2005) Fast thermal simulation for architecture level dynamic thermal management. In: Proceedings of international conference on computer-aided design, San Jose, CA, USA"},{"issue":"12","key":"2_CR68","doi-asserted-by":"publisher","first-page":"1434","DOI":"10.1109\/TCAD.2002.804385","volume":"21","author":"T Wang","year":"2002","unstructured":"Wang T, Chen C (Dec 2002) 3-D thermal-ADI: a linear-time chip level transient thermal simulator. IEEE Trans Comput Aided Des Integr Circ Syst 21(12):1434\u20131445","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"2_CR69","doi-asserted-by":"crossref","unstructured":"Yang Y, Zhu C, Gu ZP, Shang L, Dick RP (Nov 2006) Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design. In: Proceedings of international conference on computer-aided design, San Jose, CA, USA","DOI":"10.1109\/ICCAD.2006.320177"},{"key":"2_CR70","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1615\/IntJMultCompEng.v3.i1.20","volume":"3","author":"JY Murthy","year":"2005","unstructured":"Murthy JY, Narumanchi SVJ, Pascual-Gutierrez JA, Wang T, Ni C, Mathur SR (2005) Review of multi-scale simulation in sub-micron heat transfer. Int J Multiscale Comput Eng 3:5\u201332","journal-title":"Int J Multiscale Comput Eng"},{"key":"2_CR71","doi-asserted-by":"crossref","unstructured":"Allec N, Hassan Z, Shang L, Dick RP, Yang R (Nov 2008) ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits. In: Proceedings of international conference on computer-aided design, San Jose, CA, USA, pp 603\u2013610","DOI":"10.1109\/ICCAD.2008.4681639"},{"key":"2_CR72","doi-asserted-by":"crossref","unstructured":"Raghunathan A, Jha NK (May 1995) An ILP formulation for low power based on minimizing switched capacitance during datapath allocation. In: Proceedings of international symposium on circuits & system, Seattle, WA, USA, pp 1069\u20131073","DOI":"10.1109\/ISCAS.1995.520331"},{"key":"2_CR73","unstructured":"MeLna R, Rabaey J (Apr 1994) Behavioral level power estimation and exploration. In: Proc. Int. wkshp. low power design, Napa Valley, CA, USA, pp 197\u2013202"},{"key":"2_CR74","doi-asserted-by":"crossref","unstructured":"Chaudhuri S, Blythe SA, Walker RA (Sept 1995) An exact solution methodology for scheduling in a 3D design space. In: Proceedings of international symposium on system level synthesis, Cannes, France, pp 78\u201383","DOI":"10.1145\/224486.224505"},{"key":"2_CR75","doi-asserted-by":"crossref","unstructured":"Wang Q, Vrudhula SBK (1996) Multi-level logic optimization for low power using local logic transformations. In: Proceedings of IEEE international conference on computer-aided design, San Jose, CA, USA, pp 270\u2013277","DOI":"10.1109\/ICCAD.1996.569643"},{"key":"2_CR76","unstructured":"Irnan S, Pedram M (1994) Multi-level network optimization for low power. In: Proceedings of IEEE international conference on computer-aided design, San Jose, CA, USA, pp 372\u2013377"},{"key":"2_CR77","unstructured":"SIS. http:\/\/embedded.eecs.berkeley.edu\/pubs\/downloads\/sis\/index.htm, Berkeley University, CA, USA, 2003"},{"issue":"4","key":"2_CR78","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1109\/92.250198","volume":"1","author":"K Roy","year":"1993","unstructured":"Roy K, Prasad SC (Dec 1993) Circuit activity based logic synthesis for low power reliable operations. IEEE Trans VLSI syst1(4):503\u2013513","journal-title":"IEEE Trans VLSI syst"},{"key":"2_CR79","doi-asserted-by":"crossref","unstructured":"Keutzer K (Jun 1987) DAGON: technology mapping and local optimization. In: Proceedings of design automation conference, Miami Beach, FL, USA, pp 341\u2013347","DOI":"10.1145\/37888.37940"},{"key":"2_CR80","doi-asserted-by":"crossref","unstructured":"Tsui C-Y, Pedram M, Despain AM (1993) Technology decomposition and mapping targeting low power dissipation. In: Proceedings of design automation conference, Dallas, Texas, USA, pp 68\u201373","DOI":"10.1145\/157485.164577"},{"key":"2_CR81","doi-asserted-by":"crossref","unstructured":"Tiwari V, Ashar P, Malik S (Jun 1993) Technology mapping for low power. In: Proceedings of design automation conference, Dallas, Texas, USA, pp 74\u201379","DOI":"10.1145\/157485.164581"},{"key":"2_CR82","doi-asserted-by":"crossref","unstructured":"Lin B, De man H (Oct 1993) Low-Power driven technology mapping under timing constraints. In: Proceedings of international conference on computer design, Cambridge, MA, USA, pp 421\u2013427","DOI":"10.1109\/ICCD.1993.393340"},{"key":"2_CR83","unstructured":"Wang C-C, Kwan C-P (1997) Low power technology mapping by hiding hightransition paths in invisible edges for LUT-based FPGAs. In: Proceedings of international symposium on circuits and systems, Hong Kong, pp 1536\u20131539"},{"key":"2_CR84","doi-asserted-by":"crossref","unstructured":"C-Y. Tsui, Pedram M, Despain AM (Nov 1993) Efficient estimation of dynamic power dissipation under a real delay model. In: Proceedings of IEEE international conference on computer-aided design, Santa Clara, CA, pp 224\u2013228","DOI":"10.1109\/ICCAD.1993.580061"},{"key":"2_CR85","unstructured":"C-Y. Tsui, Pedram M, C-H. Chen, Despain AM (Nov 1994) Low power state assignment targeting two- and multi-level logic implementation. In: Proceedings of IEEE international conference on computer-aided design, San Jose, CA, USA, pp 82\u201387"},{"key":"2_CR86","doi-asserted-by":"crossref","unstructured":"Olson E, Kang SM (1994) State assignment for low-power FSM synthesis using genetic local search. In: Proceedings of IEEE custom integrated circuits conference, San Diego, CA, pp 140\u2013143","DOI":"10.1109\/CICC.1994.379749"},{"key":"2_CR87","doi-asserted-by":"crossref","unstructured":"Venkataraman G, Reddy SM, Pomeranz I (2003) GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment. In: Proceedings of international conference on VLSI design, New Delhi, India, pp 533\u2013538","DOI":"10.1109\/ICVD.2003.1183189"},{"issue":"1","key":"2_CR88","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1049\/ip-cdt:20030980","volume":"151","author":"S Chattopadhyay","year":"2004","unstructured":"Chattopadhyay S, Reddy PN (2004) Finite state machine state assignment targeting low power consumption. Proc IEE Comput Dig Tech 151(1):61\u201370","journal-title":"Proc IEE Comput Dig Tech"},{"key":"2_CR89","doi-asserted-by":"publisher","first-page":"905","DOI":"10.1109\/43.59068","volume":"9","author":"T Villa","year":"1990","unstructured":"Villa T, Sangiovanni-Vincentelli A (Sept 1990) NOVA: state assignment of finite state machines for optimal two-level logic implementations. IEEE Trans Comput Aided Des Integr Circ Syst 9:905\u2013924","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"2_CR90","unstructured":"Lin B, Newton AR (Aug1989) Synthesis of multiple-level logic from symbolic high-level description languages. In: Proceedings of IFIP international conference on VLSI, Munich, Germany, pp 187\u2013196"},{"key":"2_CR91","doi-asserted-by":"crossref","unstructured":"Narayanan U, Pan P, Liu CL (1998) Low power logic synthesis under a general delay model. In: Proceedings of international symposium on low power electronics and design, Monterey, CA, USA, pp 209\u2013214","DOI":"10.1145\/280756.280900"},{"key":"2_CR92","doi-asserted-by":"crossref","unstructured":"Hsu Y-L, Wang S-J (2002) Retiming-based logic synthesis for low-power. In: Proceedings of international symposium on low power electronics and design, Monterey, CA, USA, pp 275\u2013278","DOI":"10.1145\/566408.566480"},{"key":"2_CR93","unstructured":"Jiang H, Marek-Sadowska M, Nassif SR (Oct 2005) Benefits and costs of power-gating technique. In: Proceedings of international conference on computer design, San Jose, CA, USA, pp 559\u2013566"},{"key":"2_CR94","doi-asserted-by":"crossref","unstructured":"Hu Z, Buyuktosunoglu A, Srinivasan V, Zyuban V, Jacobson H, Bose P (Aug 2004) Microarchitectural techniques for power gating of execution units. In: Proceedings of international symposium on low power electronics and design, Newport Beach, CA, USA, pp 32\u201337","DOI":"10.1145\/1013235.1013249"},{"key":"2_CR95","doi-asserted-by":"crossref","unstructured":"Shi K, Howard D (Jul 2006) Challenges in sleep transistor design and implementation in lowpower designs. In: Proceedings of design automation conference, San Francisco, CA, USA, pp 113\u2013116","DOI":"10.1145\/1146909.1146943"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:29:08Z","timestamp":1740680948000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":95,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_2","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}