{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:43:03Z","timestamp":1743000183646,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":104,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_3","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"83-108","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Effect of Variations and Variation Tolerance in Logic Circuits"],"prefix":"10.1007","author":[{"given":"Swaroop","family":"Ghosh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"issue":"9","key":"3_CR1","doi-asserted-by":"publisher","first-page":"1837","DOI":"10.1109\/TED.2003.815862","volume":"50","author":"A Asenov","year":"2003","unstructured":"Asenov A, Brown AR, Davies JH, Kaya S, Slavcheva G (Sept 2003) Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs. IEEE Trans Electron Devices 50(9):1837\u20131852","journal-title":"IEEE Trans Electron Devices"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Hane M, Kawakami Y, Nakamura H, Yamada T, Kumagai K., Watanabe Y (2003) A new comprehensive SRAM soft error simulation based on 3D device simulation incorporating neutron nuclear reactions. In: Proceeding of simulation of semiconductor processes and devices, Boston, MA, pp 239\u2013242","DOI":"10.1109\/SISPAD.2003.1233681"},{"key":"3_CR3","first-page":"223","volume-title":"Modeling and analysis of manufacturing variations","author":"SR Nassif","year":"2001","unstructured":"Nassif SR (2001) Modeling and analysis of manufacturing variations. In: Proceeding of custom integrated circuit conf., San Diego, CA, pp 223\u2013228"},{"key":"3_CR4","first-page":"343","volume-title":"Death, taxes and failing chips","author":"C Visweswariah","year":"2003","unstructured":"Visweswariah C (2003) Death, taxes and failing chips. In: Proceeding of design automation conference, Anaheim, CA, pp 343\u2013347"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter variation and impact on circuits and microarchitecture. In: Proceeding of design automation conference, Anaheim, CA, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"A Bhavnagarwala","year":"2001","unstructured":"Bhavnagarwala A, Tang X, Meindl JD (2001) The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J Solid State Circuits 36:658\u2013665","journal-title":"IEEE J Solid State Circuits"},{"key":"3_CR7","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/92.645063","volume":"5","author":"X Tang","year":"1997","unstructured":"Tang X, De V, Meindl JD (1997) Intrinsic MOSFET parameter fluctuations due to random dopant placement. Trans VLSI syst 5:369\u2013376","journal-title":"Trans VLSI syst"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Raychowdhury A, Keshavarzi A (2008) Theory of multi-tube carbon nanotube transistors for high speed variation-tolerant circuits. In: Proceeding of device research conference, Santa Barbara, CA, pp 23\u201324","DOI":"10.1109\/DRC.2008.4800719"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Nieuwoudt A, Massoud Y (2007) Assessing the implications of process variations on future carbon nanotube bundle interconnect solutions. In: Proceeding of international symposium on quality electronic design, San Francisco, California","DOI":"10.1109\/ISQED.2007.39"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Patil N, Deng J, Wong HSP, Mitra S (2007) Automated design of misaligned-carbon-nanotube-immune circuits. In: Proceeding of design automation conference, San Diego, California, pp 958\u2013961","DOI":"10.1109\/DAC.2007.375303"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Zhang J, Patil N, Hazeghi A, Mitra S (2009) Carbon nanotube circuits in the presence of carbon nanotube density variations. In: Proceeding of design automation conference, San Francisco, California, pp 71\u201376","DOI":"10.1145\/1629911.1629933"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Bobba S et al (2009) Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis. In: Proceeding of Design, Automation & Test in Europe, Nice","DOI":"10.1109\/DATE.2009.5090741"},{"key":"3_CR13","unstructured":"Borkar S et al (2005) Statistical circuit design with carbon nanotubes. U.S. Patent Application 20070155065"},{"issue":"1","key":"3_CR14","first-page":"1","volume":"5","author":"SH Gunther","year":"2001","unstructured":"Gunther SH, Binns F, Carmean DM, Hall JC (2001) Managing the impact of increasing microprocessor power consumption. Intel Tech J 5, (1):1\u20139","journal-title":"Intel Tech J"},{"key":"3_CR15","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1149\/1.2426565","volume":"114","author":"BE Deal","year":"1967","unstructured":"Deal BE, Sklar M, Grove AS, Snow EH (1967) Characteristics of the surface-state charge (Qss) of thermally oxidized silicon. J Electrochem Soc 114:266","journal-title":"J Electrochem Soc"},{"key":"3_CR16","volume-title":"MOS physics and technology","author":"EH Nicollian","year":"1982","unstructured":"Nicollian EH, Brews JR (1982) MOS physics and technology. Wiley, New York, NY"},{"key":"3_CR17","doi-asserted-by":"publisher","first-page":"1712","DOI":"10.1063\/1.347217","volume":"69","author":"CE Blat","year":"1991","unstructured":"Blat CE, Nicollian EH, Poindexter EH (1991) Mechanism of negative bias temperature instability. J Appl Phys 69:1712","journal-title":"J Appl Phys"},{"key":"3_CR18","doi-asserted-by":"publisher","first-page":"7807","DOI":"10.1143\/JJAP.43.7807","volume":"43","author":"MF Li","year":"2004","unstructured":"Li MF et al (2004) Dynamic bias-temperature instability in ultrathin SiO2 and HfO2 metal-oxide semiconductor field effect transistors and its impact on device lifetime. Jpn J Appl Phys 43:7807\u20137814, November","journal-title":"Jpn J Appl Phys"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2007) NBTI-aware synthesis of digital circuits. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 370\u2013375","DOI":"10.1109\/DAC.2007.375189"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2006) An analytical model for negative bias temperature instability. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 493\u2013496","DOI":"10.1109\/ICCAD.2006.320163"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2006) Impact of NBTI on SRAM read stability and design for reliability. In: Proceedings of the international symposium on quality electronic design, San Jose, CA, pp 210\u2013218","DOI":"10.1109\/ISQED.2006.73"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2009) Adaptive techniques for overcoming performance degradation due to aging in digital circuits. In: Proceedings of the Asia-South Pacific design automation conference, Yokohama, pp 284\u2013289","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Kumar S, Kim CH, Sapatnekar S (2007) NBTI-aware synthesis of digital circuits. In: Proc. design automation conf., Dan Diego, CA, pp 370\u2013375","DOI":"10.1109\/DAC.2007.375189"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"Karl E, Singh P, Blaauw D, Sylvester D (Feb 2008) Compact in-situ sensors for monitoring negative-bias-temperature-instability effect and oxide degradation. IEEE international solid-state circuits conference, 2008 (ISSCC 2008). Digest of technical papers, San Francisco, CA, pp 410\u2013623, 3\u20137","DOI":"10.1109\/ISSCC.2008.4523231"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Wang W, Reddy V, Krishnan AT, Krishnan S, Cao Y (2007) An integrated modeling paradigm of circuit reliability for 65\u00a0nm CMOS technology. In: Proceeding of custom integrated circuits conference, San Jose, CA","DOI":"10.1109\/CICC.2007.4405783"},{"key":"3_CR26","unstructured":"Wang W, Wei Z, Yang S, Cao Y (2007) An efficient method to identify critical gates under circuit aging. In: Proceedings of the international conference on computer aided design (ICCAD) San Jose, CA"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"Kang K, Kufluoglu H, Alam MA, Roy K (2006) Efficient transistor-level sizing technique under temporal performance degradation due to NBTI. In: Proceeding of international conference on computer design, San Jose, CA, pp 216\u2013221","DOI":"10.1109\/ICCD.2006.4380820"},{"key":"3_CR28","unstructured":"Kunfluoglu H (2007) MOSFET degradation due to negative bias temperature instability (NBTI) and hot carrier injection (HCI) and its implications for reliability-aware VLSI design. PhD dissertation, Purdue University"},{"key":"3_CR29","doi-asserted-by":"crossref","unstructured":"Paul BC, Kang K, Kuflouglu H, Alam MA, Roy K (2006) Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits. In: Proc. design automation and test in Europe, Munich, pp 780\u2013785","DOI":"10.1109\/DATE.2006.244119"},{"issue":"8","key":"3_CR30","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/LED.2005.852523","volume":"26","author":"BC Paul","year":"2005","unstructured":"Paul BC, Kang K, Kufluoglu H, Alam MA, Roy K (2005) Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Device Lett 26(8):560\u2013562","journal-title":"IEEE Electron Device Lett"},{"key":"3_CR31","unstructured":"Kang K, Alam MA, Roy K (2007) Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ. In: Proc. intl. test conference, Santa Clara, CA, pp 1\u201310"},{"key":"3_CR32","unstructured":"Kang K, Park SP, Roy K, Alam MA (2007) Estimation of statistical variation in temporal NBTI degradation and its impact in lifetime circuit performance. In: Proc. international conference on computer aided design, San Jose, CA, pp 730\u2013734"},{"key":"3_CR33","doi-asserted-by":"crossref","unstructured":"Kang K, Gangwal S, Park SP, Roy K (2008) NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?. In: Proc. Asia and South Pacific design automation conference, Seoul, pp 726\u2013731","DOI":"10.1109\/ASPDAC.2008.4484047"},{"key":"3_CR34","doi-asserted-by":"crossref","unstructured":"Jafar S, Kim YH, Narayanan V, Cabral C, Paruchuri V, Doris B, Stathis J, Callegari A, Chudzik M (2006) A comparative study of NBTI and PBTI (charge trapping) in SiO2\/HfO2 stacks with FUSI, TiN, Re gates. In: Proceeding of VLSI circuits, Honolulu, HI, pp 23\u201325","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"3_CR35","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1016\/j.mee.2005.04.055","volume":"80","author":"F Crupi","year":"2005","unstructured":"Crupi F et al (Jun 2005) Positive bias temperature instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics. J Microelectron Eng 80:130\u2013133","journal-title":"J Microelectron Eng"},{"key":"3_CR36","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/T-ED.1979.19433","volume":"26","author":"TH Ning","year":"1979","unstructured":"Ning TH, Cook PW, Dennard RH, Osburn CM, Schuster SE, Yu H (1979) 1\u00a0\u03bcm MOSFET VLSI technology: part IV-Hot electron design constraints. Trans Electron Devices 26:346\u2013353","journal-title":"Trans Electron Devices"},{"key":"3_CR37","doi-asserted-by":"crossref","unstructured":"Abramo A, Fiegna C, Venturi F (1995) Hot carrier effects in short MOSFETs at low applied voltages. In: Proc. intl. electron device meeting, Washington, DC, pp 301\u2013304","DOI":"10.1109\/IEDM.1995.499201"},{"key":"3_CR38","volume-title":"Fundamentals of modern VLSI devices","author":"Y Taur","year":"1998","unstructured":"Taur Y, Ning TH (1998) Fundamentals of modern VLSI devices. Cambridge University Press, New York, NY"},{"key":"3_CR39","unstructured":"JEP122-A (2002) Failure mechanisms and models for semiconductor devices. JEDEC Publication, JEDEC solid state technology association"},{"key":"3_CR40","first-page":"51","volume":"52","author":"MT Quddus","year":"2000","unstructured":"Quddus MT, DeMassa TA, Sanchez JJ (2000) Unified model for Q(BD) prediction for thin gate oxide MOS devices with constant voltage and current stress. Microelectron Eng 51\u201352:357\u2013372","journal-title":"Microelectron Eng"},{"key":"3_CR41","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/101.994857","volume":"18","author":"MA Alam","year":"2002","unstructured":"MA Alam, Weir B, Silverman A (2002) A future of function or failure. IEEE Circuits Devices Mag 18:42\u201348","journal-title":"IEEE Circuits Devices Mag"},{"key":"3_CR42","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/24.294986","volume":"43","author":"D Young","year":"1994","unstructured":"D Young, Christou A (1994) Failure mechanism models for electromigration. IEEE Trans Reliab 43:186\u2013192","journal-title":"IEEE Trans Reliab"},{"key":"3_CR43","volume-title":"Models of process variations in device and interconnect. Design of high performance microprocessor circuits","author":"D Boning","year":"2001","unstructured":"Boning D, Nassif S (2001) Models of process variations in device and interconnect. Design of high performance microprocessor circuits. Wiley, New York, NY."},{"key":"3_CR44","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/92.994980","volume":"10","author":"S Sirichotiyakul","year":"2002","unstructured":"Sirichotiyakul S et al (Apr 2002) Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits. IEEE Trans VLSI Syst 10:79\u201390","journal-title":"IEEE Trans VLSI Syst"},{"key":"3_CR45","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1109\/92.924061","volume":"9","author":"P Pant","year":"2001","unstructured":"Pant P, Roy R, Chatterjee A (2001) Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits. IEEE Trans VLSI Syst 9:390\u2013394","journal-title":"IEEE Trans VLSI Syst"},{"key":"3_CR46","doi-asserted-by":"crossref","unstructured":"Wei L et al (1998) Design and optimization of low voltage high performance dual threshold CMOS circuits. In: Proceeding of design automation conference, San Francisco, CA, pp 489\u2013494","DOI":"10.1145\/277044.277179"},{"key":"3_CR47","doi-asserted-by":"crossref","unstructured":"Karnik T et al (2002) Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors. In: Proceeding of design automation conference, New Orleans, LA, pp 486\u2013491","DOI":"10.1145\/513918.514042"},{"key":"3_CR48","doi-asserted-by":"crossref","unstructured":"Nguyen D et al (2003) Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization. In: Proceeding of international symposium on low-power electronics design, Seoul, pp 158\u2013163","DOI":"10.1145\/871506.871545"},{"key":"3_CR49","doi-asserted-by":"crossref","unstructured":"Srivastava A et al (2003) Simultaneous Vt selection and assignment for leakage optimization. In: Proceeding of international symposium on low-power electronics design, Seoul, pp 146\u2013151","DOI":"10.1145\/871506.871543"},{"key":"3_CR50","doi-asserted-by":"crossref","unstructured":"Sundarajan V, Parhi K (1999) Low power synthesis of dual threshold voltage CMOS VLSI circuits. In: Proceeding of international symposium on low-power electronics design, San Diego, CA, pp 139\u2013144","DOI":"10.1145\/313817.313900"},{"key":"3_CR51","doi-asserted-by":"crossref","unstructured":"Srivastava A, Sylvester D, Blauuw D, Agarwal A (2004) Statistical optimization of leakage power considering process variations using dual-VTH and sizing. In: Proceeding of design automation conference, San Diego, CA, pp 773\u2013778","DOI":"10.1145\/996566.996775"},{"key":"3_CR52","doi-asserted-by":"crossref","unstructured":"Ketkar M et al (2000) Convex delay models for transistor sizing. In: Proceeding of design automation conference, Los Angeles, CA, pp 655\u2013660","DOI":"10.1145\/337292.337607"},{"key":"3_CR53","doi-asserted-by":"crossref","unstructured":"Singh J, Nookala V, Luo Z-Q, Sapatnekar S (2005) Robust gate sizing by geometric programming. In: Proceeding of DAC, Anaheim, CA, pp 315\u2013320","DOI":"10.1145\/1065579.1065662"},{"key":"3_CR54","doi-asserted-by":"crossref","unstructured":"Choi SH, Paul BC, Roy K (2004) Novel sizing algorithm for yield improvement under process variation in nanometer. In: Proceeding of design automation conf., San Diego, CA, pp 454\u2013459","DOI":"10.1145\/996566.996695"},{"key":"3_CR55","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/43.771182","volume":"18","author":"C-P Chen","year":"1999","unstructured":"Chen C-P, Chu CCN, Wong DF (1999) Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation. IEEE Trans Comput Aided Des, 18:1014\u20131025","journal-title":"IEEE Trans Comput Aided Des"},{"key":"3_CR56","doi-asserted-by":"crossref","unstructured":"Bai X, Visweswariah C, Strenski PN, Hathaway DJ (2002) Uncertainty-aware circuit optimization. In: Proceeding of design automation conf., New Orleans, LA, pp 58\u201363","DOI":"10.1145\/513918.513935"},{"key":"3_CR57","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, De V (2004) Design and reliability challenges in nanometer technologies. In: Proceeding of design automation conference, San Diego, CA, pp 75\u201375","DOI":"10.1145\/996566.996588"},{"key":"3_CR58","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter variations and impact on circuits and microarchitecture. DAC, Anaheim, CA, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"3_CR59","doi-asserted-by":"crossref","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (2006) Mathematically-assisted adaptive body bias (ABB) for temperature compensation in gigascale LSI systems. In: Proceedings of the Asia-South Pacific design automation conference, Yokohama, pp 559\u2013564","DOI":"10.1145\/1118299.1118433"},{"issue":"3","key":"3_CR60","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1109\/TVLSI.2007.912137","volume":"16","author":"SV Kumar","year":"2008","unstructured":"Kumar SV, Kim CH, Sapatnekar SS (Mar 2008) Body bias voltage computations for process and temperature compensation. IEEE Trans VLSI Syst 16(3):249\u2013262","journal-title":"IEEE Trans VLSI Syst"},{"key":"3_CR61","doi-asserted-by":"crossref","unstructured":"Zhuo C, Blaauw D, Sylvester D (2008) Variation-aware gate sizing and clustering for post-silicon optimized circuits. ISLPED, Bangalore, pp 105\u2013110","DOI":"10.1145\/1393921.1393949"},{"key":"3_CR62","doi-asserted-by":"crossref","unstructured":"Kulkarni S, Sylvester D, Blaauw D (2006) A statistical framework for post-silicon tuning through body bias clustering. In: Proceeding of ICCAD, San Jose, CA, pp 39\u201346","DOI":"10.1109\/ICCAD.2006.320103"},{"key":"3_CR63","doi-asserted-by":"crossref","unstructured":"Mani M, Singh A, Orshansky M (2006), Joint design-time and postsilicon minimization of parametric yield loss using adjustable robust optimization. In: Proceeding of ICCAD, San Jose, CA, pp 19\u201326","DOI":"10.1109\/ICCAD.2006.320100"},{"key":"3_CR64","doi-asserted-by":"crossref","unstructured":"Khandelwal V, Srivastava A (2006) Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation. In: Proceeding of ISPD, Austin, TA, pp 17\u201325","DOI":"10.1145\/1231996.1232002"},{"key":"3_CR65","doi-asserted-by":"crossref","unstructured":"Ernst D, Kim NS, Das S, Pant S, Pham T, Rao R, Ziesler C, Blaauw D, Austin T, Mudge T (2003) Razor: a low-power pipeline based on circuit-level timing speculation. In: Proceeding of international symposium on microarchitecture, pp 7\u201318","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"3_CR66","doi-asserted-by":"crossref","unstructured":"Bowman KA, Tschanz JW, Nam Sung Kim Lee JC, Wilkerson CB, Lu S-LL, Karnik T, De VK (2008) Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance. In: Solid-state circuits conference (ISSCC 2008), San Francisco, CA, pp 402\u2013623","DOI":"10.1109\/ISSCC.2008.4523227"},{"key":"3_CR67","doi-asserted-by":"crossref","unstructured":"Blaauw D, Kalaiselvan S, Lai K, Ma W-H, Pant S, Tokunaga C, Das S, Bull D (Feb 2008) RazorII: in-situ error detection and correction for PVT and SER tolerance. In: IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA","DOI":"10.1109\/ISSCC.2008.4523226"},{"issue":"3","key":"3_CR68","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.2004.1274005","volume":"37","author":"T Austin","year":"2004","unstructured":"Austin T, Blaauw D, Mudge T, Flautner K (Mar 2004) Making typical silicon matter with Razor. IEEE Comput 37(3):57\u201365","journal-title":"IEEE Comput"},{"issue":"6","key":"3_CR69","first-page":"10","volume":"24","author":"D Ernst","year":"2004","unstructured":"Ernst D, Das S, Lee S, Blaauw D, Austin T, Mudge T, Nam Sung Kim, Flautner K (Nov-Dec 2004) Razor: circuit-level correction of timing errors for low-power operation. IEEE 24(6):10\u201320","journal-title":"IEEE"},{"key":"3_CR70","doi-asserted-by":"crossref","unstructured":"Liang X, Wei G, Brooks D (Dec 2007) Process variation tolerant 3T1D based cache architectures. In: IEEE international symposium on microarchitecture, Chicago, IL","DOI":"10.1109\/MICRO.2007.40"},{"key":"3_CR71","doi-asserted-by":"crossref","unstructured":"Liang X, Brooks D (Dec 2006) Mitigating the impact of process variations on processor register files and execution units. In: IEEE international symposium on microarchitecture, Orlando, FL","DOI":"10.1109\/MICRO.2006.37"},{"key":"3_CR72","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/TVLSI.2009.2022531","volume":"18","author":"V Ghosh","year":"2010","unstructured":"Ghosh V, Mahapatra D, Karakonstantis G, Roy K (Sep 2010) Low-voltage high-speed robust hybrid arithmetic units using adaptive clocking. IEEE Trans VLSI (accepted) 18:1301\u20131309","journal-title":"IEEE Trans VLSI (accepted)"},{"key":"3_CR73","doi-asserted-by":"crossref","unstructured":"Mohapatra D, Karakonstantis G, Roy K (2007) Low-power process-variation tolerant arithmetic units using input-based elastic clocking. In: ISLPED, Portland, OR, pp 74\u201379","DOI":"10.1145\/1283780.1283797"},{"key":"3_CR74","doi-asserted-by":"crossref","unstructured":"Tiwari A, Sarangi SR, Torrellas J (2007) Recycle: pipeline adaptation to tolerate process variation. In: Proceedings of the international symposium on computer architecture, San Diego, CA","DOI":"10.1145\/1250662.1250703"},{"key":"3_CR75","doi-asserted-by":"crossref","unstructured":"Liang X, Wei G-Y, Brooks D (Jun 2008) ReVIVaL: a variation tolerant architecture using voltage interpolation and variable latency. In: Proceedings of the international symposium on computer architecture (ISCA-35), Beijing","DOI":"10.1109\/ISCA.2008.27"},{"key":"3_CR76","doi-asserted-by":"crossref","unstructured":"Liang X, Brooks D, Wei G-Y (Feb 2008) A process-variation-tolerant floating-point unit with voltage interpolation and variable latency. In: IEEE international solid-state circuits conference, San Francisco, CA, pp 404\u2013623","DOI":"10.1109\/ISSCC.2008.4523228"},{"key":"3_CR77","doi-asserted-by":"crossref","unstructured":"Ghosh S, Bhunia S, Roy K (2007) CRISTA: a new paradigm for low-power and robust circuit synthesis under parameter variations using critical path isolation. IEEE Trans Comput Aided Des","DOI":"10.1109\/TCAD.2007.896305"},{"key":"3_CR78","doi-asserted-by":"crossref","unstructured":"Shanbhag NR (2002) Reliable and energy-efficient digital signal processing. In: Proceeding of design automation conference, New Orleans, LA, pp 830\u2013835","DOI":"10.1145\/513918.514124"},{"key":"3_CR79","doi-asserted-by":"crossref","unstructured":"Kumar SV, Kashyap C, Sapatnekar SS (2008) A framework for block-based timing sensitivity analysis. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 688\u2013693","DOI":"10.1145\/1391469.1391647"},{"key":"3_CR80","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1109\/TCAD.2007.907047","volume":"27","author":"D Blaauw","year":"2008","unstructured":"Blaauw D, Chopra K, Srivastava A, Scheffer L (2008) Statistical timing analysis: from basic principles to state of the art. IEEE Trans Comput Aided Des 27:589\u2013607","journal-title":"IEEE Trans Comput Aided Des"},{"key":"3_CR81","doi-asserted-by":"crossref","unstructured":"Datta A, Bhunia S, Mukhopadhyay S, Banerjee N, Roy K (2005) Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100\u00a0nm technologies. In: Proceeding of design automation and test in Europe, pp 926\u2013931","DOI":"10.1109\/DATE.2005.278"},{"key":"3_CR82","doi-asserted-by":"crossref","unstructured":"Orshansky M, Keutzer K (2002) A general probabilistic framework for worst case timing analysis. In: Design automation conference, New Orleans, LA, pp 556\u2013561","DOI":"10.1145\/513918.514059"},{"key":"3_CR83","doi-asserted-by":"publisher","first-page":"2170","DOI":"10.1109\/TCAD.2005.862751","volume":"25","author":"C Visweswariah","year":"2006","unstructured":"Visweswariah C, Ravindran K, Kalafala K, Walker SG, Narayan S, Beece DK, Piaget J, Venkateswaran N, Hemmett JG (2006) First-order incremental block-based statistical timing analysis. IEEE Trans Comput Aided Des Integr Circ Syst 25:2170\u20132180","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3_CR84","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/TVLSI.2003.821549","volume":"12","author":"R Rao","year":"2004","unstructured":"Rao R, Srivastava A, Blaauw D, Sylvester D (2004) Statistical analysis of subthreshold leakage current for VLSI circuits. Trans VLSI syst 12:131\u2013139","journal-title":"Trans VLSI syst"},{"key":"3_CR85","doi-asserted-by":"crossref","unstructured":"Zhang S, Wason V, Banerjee K (2004) A probabilistic framework to estimate full-chip subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations. In: Proceeding of international symposium on low power electronics and design, Newport Beach, CA, pp 156\u2013161","DOI":"10.1145\/1013235.1013278"},{"key":"3_CR86","doi-asserted-by":"crossref","unstructured":"Rao R, Devgan A, Blaauw D, Sylvester D (2004) Parametric yield estimation considering leakage variability. In: Proceeding of design automation conference, San Diego, CA, pp 442\u2013447","DOI":"10.1145\/996566.996693"},{"key":"3_CR87","doi-asserted-by":"crossref","unstructured":"Agrawal A, Kang K, Roy K (2005) Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations. In: Proceeding of international conference on computer aided design, San Jose, CA, pp 736\u2013741","DOI":"10.1109\/ICCAD.2005.1560162"},{"issue":"12","key":"3_CR88","doi-asserted-by":"publisher","first-page":"1434","DOI":"10.1109\/TCAD.2002.804385","volume":"21","author":"T-Y Wang","year":"2002","unstructured":"Wang T-Y, Chen CC-P (Dec 2002) 3-D thermal-ADI: A linear-time chip level transient thermal simulator. IEEE Trans Comput Aided Des Integr Circ Syst, vol. 21, no. 12, pp 1434\u20131445","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3_CR89","doi-asserted-by":"crossref","unstructured":"Su H, Liu F, Devgan A, Acar E, Nassif S (Aug 2003) Full chip estimation considering power, supply and temperature variations. In: Proceeding of international symposium low power electron. design, pp 78\u201383","DOI":"10.1145\/871506.871529"},{"key":"3_CR90","unstructured":"Li P, Pileggi L, Asheghi M, Chandra R (2004) Efficient full-chip thermal modeling and analysis. In: Proceedings of international conference on computer aided design, Seoul, pp 319\u2013326"},{"issue":"8","key":"3_CR91","doi-asserted-by":"publisher","first-page":"668","DOI":"10.1109\/43.712099","volume":"17","author":"Y Cheng","year":"1998","unstructured":"Cheng Y, Raha P, Teng C, Rosenbaum E, Kang S (Aug 1998) ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips. IEEE Trans Comput Aided Des Integr Circ Syst 17(8):668\u2013681","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"5","key":"3_CR92","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","volume":"14","author":"W Huang","year":"2006","unstructured":"Huang W, Stan MR, Skadron K, Sankaranarayanan K, Ghosh S (May 2006) HotSpot: a compact thermal modeling method for CMOS VLSI systems. IEEE Trans VLSI Syst 14(5):501\u2013513","journal-title":"IEEE Trans VLSI Syst"},{"key":"3_CR93","unstructured":"BPTM: Berkeley predictive technology model. http:\/\/www-device.eecs.berkeley.edu\/\u223cptm"},{"key":"3_CR94","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1145\/1179461.1179464","volume":"11","author":"K Kang","year":"2006","unstructured":"Kang K, Paul BC, Roy K (2006) Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters. ACM Trans Des Autom Electron Syst 11:848\u2013879","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"3_CR95","doi-asserted-by":"crossref","unstructured":"Datta A, Bhunia S, Mukhopadhyay S, Roy K (2005) A statistical approach to area-constrained yield enhancement for pipelined circuits under parameter variations. In: Proceeding of Asian test symposium, Kolkata, pp 170\u2013175","DOI":"10.1109\/ATS.2005.16"},{"key":"3_CR96","unstructured":"Kim CH, Roy K, Hsu S, Alvandpour A, Krishnamurthy R, Borkhar S (2003) A process variation compensating technique for Sub-90\u00a0nm dynamic circuits. In: symposium on VLSI circuits, Kyoto"},{"key":"3_CR97","doi-asserted-by":"crossref","unstructured":"Kang K, Kim K, Roy K (2007) Variation resilient low-power circuit design methodology using on-chip phase locked loop. In: Proceeding of design automation conference, San Diego, CA, pp 934\u2013939","DOI":"10.1109\/DAC.2007.375298"},{"key":"3_CR98","doi-asserted-by":"crossref","unstructured":"Blome J, Feng S, Gupta S, Mahlke S (Dec. 2007) Self-calibrating online wearout detection. In: Proc. 40th intl. symposium on microarchitecture (MICRO), Chicago, IL, pp 109\u2013120","DOI":"10.1109\/MICRO.2007.35"},{"key":"3_CR99","unstructured":"Feng S, Gupta S, Mahlke S (2008) Olay: combat the signs of aging with introspective reliability management. The Workshop on quality-aware design (W-QUAD)"},{"key":"3_CR100","doi-asserted-by":"crossref","unstructured":"Ghosh S, Batra P, Kim K, Roy K (2007) Process-tolerant low-power adaptive pipeline under scaled-Vdd. In: Proceeding of custom integrated circuits conference, San Jose, CA, pp 733\u2013736","DOI":"10.1109\/CICC.2007.4405835"},{"key":"3_CR101","doi-asserted-by":"crossref","unstructured":"Ghosh S, Choi JH, Ndai P, Roy K (2008) O2C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors. In: Proceeding of international symposium on low power electronics and design, Bengaluru, pp 189\u2013192","DOI":"10.1145\/1393921.1393971"},{"key":"3_CR102","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1109\/4.997856","volume":"37","author":"R Krishnamurthy","year":"2002","unstructured":"Krishnamurthy R, Alvandpour A, Balamurugan G, Shanbag N, Soumyanath K, Borkar S (2002) A 130\u00a0nm 6-GHz 256\u00d732 bit Leakage-Tolerant Register File, IEEE J Solid State Circuits 37:624\u2013632","journal-title":"IEEE J Solid State Circuits"},{"key":"3_CR103","doi-asserted-by":"crossref","unstructured":"Kim T, Persaud R, Kim CH (2007) Silicon odometer: an on-chip reliability monitor for measuring frequency degradation of digital circuits. In: Proceeding of VLSI circuit symposium, Kyoto, pp 122\u2013123","DOI":"10.1109\/VLSIC.2007.4342682"},{"key":"3_CR104","doi-asserted-by":"crossref","unstructured":"Agarwal M, Paul BC, Zhang M, Mitra S (2007) Circuit failure prediction and its application to transistor aging. In: Proceeding of VLSI test symposium, Kyoto, pp 277\u2013286","DOI":"10.1109\/VTS.2007.22"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,19]],"date-time":"2023-01-19T22:59:05Z","timestamp":1674169145000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":104,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_3","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}