{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T19:10:06Z","timestamp":1740683406932,"version":"3.38.0"},"publisher-location":"Boston, MA","reference-count":73,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_4","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"109-149","source":"Crossref","is-referenced-by-count":0,"title":["Statistical Design of Integrated Circuits"],"prefix":"10.1007","author":[{"given":"Sachin S.","family":"Sapatnekar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Liu Y, Nassif SR, Pileggi LT, Strojwas AJ (Jun 2000) Impact of interconnect variations on the clock skew of a gigahertz microprocessor. In: Proceedings of the ACM\/IEEE design automation conference, Los Angeles, CA, pp 168\u2013171","DOI":"10.1145\/337292.337365"},{"key":"4_CR2","unstructured":"Chang H, Sapatnekar SS (Nov 2003) Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 621\u2013625"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Agarwal A, Blaauw D, Zolotov V, Sundareswaran S, Zhao M, Gala K, Panda R (Jan 2003) Statistical timing analysis considering spatial correlations. In: Proceedings of the Asia\/South Pacific Design Automation Conference, Kitakyushu, pp 271\u2013276","DOI":"10.1145\/1119772.1119825"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Agarwal A, Blaauw D, Zolotov V, Sundareswaran S, Zhao M, Gala K, Panda R (Dec 2002) Path-based statistical timing analysis considering inter- and intra-die correlations. In: Workshop notes, ACM\/IEEE international workshop on timing issues in the specification and synthesis of digital systems (TAU), Monterey, CA, pp 16\u201321","DOI":"10.1145\/589411.589415"},{"issue":"5","key":"4_CR5","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"MJM Pelgrom","year":"1989","unstructured":"Pelgrom MJM, Duinmaijer ACJ, Welbers APG (Oct 1989) Matching properties of MOS transistors. IEEE J Solid-State Circuits 24(5):1433\u20131440","journal-title":"IEEE J Solid-State Circuits"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Xiong J, Zolotov V, He L (Apr 2006) Robust extraction of spatial correlation. In: Proceedings of the ACM international symposium on physical design, San Jose, CA, pp 2\u20139","DOI":"10.1145\/1123008.1123011"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Liu F (Jun 2007) A general framework for spatial correlation modeling in VLSI design. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 817\u2013822","DOI":"10.1109\/DAC.2007.375277"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Chen R, Zhang L, Zolotov V, Visweswariah C, Xiong J (Jan 2008) Static timing: back to our roots. In: Proceedings of the Asia\/South Pacific design automation conference, Seoul, pp 310\u2013315","DOI":"10.1109\/ASPDAC.2008.4483965"},{"key":"4_CR9","volume-title":"Multivariate statistical methods.","author":"DF Morrison","year":"1976","unstructured":"Morrison DF (1976) Multivariate statistical methods. McGraw-Hill, New York, NY"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Bhardwaj S, Vrudhula S, Ghanta P, Cao Y (Jul 2006) Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits. In: Proceedings of the ACM\/IEEE design automation conference, San Francisco, CA, pp 791\u2013796","DOI":"10.1145\/1146909.1147109"},{"key":"4_CR11","unstructured":"Bell T. An ICA page \u2013 papers, code, demos, links. Available at http:\/\/www.cnl.salk.edu\/tony\/ica.html (Accessed Sep 22, 2010)"},{"issue":"4\u20135","key":"4_CR12","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1016\/S0893-6080(00)00026-5","volume":"13","author":"A Hyv\u00e4rinen","year":"2000","unstructured":"Hyv\u00e4rinen A, Oja E (2000) Independent component analysis: algorithms and applications. Neural Networks, 13(4\u20135):411\u2013430","journal-title":"Neural Networks"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Singh J, Sapatnekar SS (2006) Statistical timing analysis with correlated non-gaussian parameters using independent component analysis. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 155\u2013160","DOI":"10.1145\/1146909.1146953"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Orshansky M, Keutzer K (Jun 2002) A general probabilistic framework for worst case timing analysis. In: Proceedings of the ACM\/IEEE design automation conference, New Orleans, LA, pp 556\u2013561","DOI":"10.1145\/514058.514059"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Deguchi Y, Ishiura N, Yajima S (Jun 1991) Probabilistic CTSS: analysis of timing error probability in asynchronous logic circuits. In: Proceedings of the ACM\/IEEE design automation conference, San Francisco, CA, pp 650\u2013655","DOI":"10.1145\/127601.127745"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Liou JJ, Cheng KT, Kundu S, Krstic A (Jun 2001) Fast statistical timing analysis by probabilistic event propagation. In: Proceedings of the ACM\/IEEE design automation conference, Las Vegas, NV, pp 661\u2013666","DOI":"10.1145\/378239.379043"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Devgan A, Kashyap CV (Nov 2003) Block-based statistical timing analysis with uncertainty. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 607\u2013614","DOI":"10.1109\/ICCAD.2003.159744"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Ramalingam A, Nam G-J, Singh AK, Orshansky M, Nassif SR, Pan DZ (Nov 2006) An accurate sparse matrix based framework for statistical static timing analysis. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 231\u2013236","DOI":"10.1109\/ICCAD.2006.320141"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Singhee A, Singhal S, Rutenbar RA (Nov 2008) Practical, fast Monte Carlo statistical static timing analysis: why and how. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 190\u2013195","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Kanoria Y, Mitra S, Montanari A (Apr 2010) Statistical static timing analysis using Markov chain Monte Carlo. In: Proceedings of design, automation, and test in Europe, Dresden, pp 813\u2013818","DOI":"10.1109\/DATE.2010.5456938"},{"issue":"9","key":"4_CR21","doi-asserted-by":"publisher","first-page":"1467","DOI":"10.1109\/TCAD.2005.850834","volume":"24","author":"H Chang","year":"2005","unstructured":"Chang H, Sapatnekar SS (Sep 2005) Statistical timing analysis under spatial correlations. IEEE Trans Comput Aided Des Integr Circ Syst 24(9):1467\u20131482","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst."},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Chang H, Zolotov V, Narayan S, Visweswariah C (Jun 2005) Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 71\u201376","DOI":"10.1145\/1065579.1065604"},{"key":"4_CR23","doi-asserted-by":"crossref","unstructured":"Zhan Y, Strojwas A, Li X, Pileggi L (Jun 2005) Correlation-aware statistical timing analysis with non-Gaussian delay distributions. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 77\u201382","DOI":"10.1145\/1065579.1065605"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Feng Z, Li P, Zhan Y (Jun 2007) Fast second-order statistical static timing analysis using parameter dimension reduction. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 244\u2013249","DOI":"10.1109\/DAC.2007.375161"},{"key":"4_CR25","unstructured":"Berkelaar M (Dec 1997) Statistical delay calculation, a linear time method. In: Workshop notes, ACM\/IEEE international workshop on timing issues in the specification and synthesis of digital systems, Austin, TX, pp 15\u201324"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Jacobs E, Berkelaar MRCM (Mar 2000) Gate sizing using a statistical delay model. In: Proceedings of design, automation, and test in Europe, Paris, pp 283\u2013290","DOI":"10.1145\/343647.343782"},{"key":"4_CR27","volume-title":"Probability, random variables, and stochastic processes","author":"A Papoulis","year":"1991","unstructured":"Papoulis A (1991) Probability, random variables, and stochastic processes, 3rd edn. McGraw-Hill, New York, NY","edition":"3"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"Tsukiyama S, Tanaka M, Fukui M (Jan 2001) A statistical static timing analysis considering correlations between delays. In: Proceedings of the Asia\/South Pacific design automation conference, Yokohama, pp 353\u2013358","DOI":"10.1145\/370155.370390"},{"key":"4_CR29","first-page":"85","volume":"9","author":"CE Clark","year":"1961","unstructured":"Clark CE (1961) The greatest of a finite set of random variables. Oper Res 9:85\u201391","journal-title":"Oper Res."},{"key":"4_CR30","doi-asserted-by":"crossref","unstructured":"Visweswariah C, Ravindran K, Kalafala K, Walker SG, Narayan S (Jun 2004) First-order incremental block-based statistical timing analysis. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 331\u2013336","DOI":"10.1145\/996566.996663"},{"issue":"2","key":"4_CR31","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1109\/92.238423","volume":"1","author":"HF Jyu","year":"1993","unstructured":"Jyu HF, Malik S, Devadas S, Keutzer KW (Jun 1993) Statistical timing analysis of combinational logic circuits. IEEE Trans VLSI Syst 1(2):126\u2013137","journal-title":"IEEE Trans VLSI Syst."},{"key":"4_CR32","unstructured":"Li X, Le J, Gopalakrishnan P, Pileggi LT (Nov 2004) Asymptotic probability extraction for non- normal distributions of circuit performance. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 2\u20139"},{"key":"4_CR33","doi-asserted-by":"crossref","unstructured":"Acar E, Devgan A, Rao R, Liu Y, Su H, Nassif S, Burns J (Aug 2003) Leakage and leakage sensitivity computation for combinational circuits. In: Proceedings of the international symposium of low power electronic devices, Seoul, pp 96\u201399","DOI":"10.1145\/871506.871532"},{"issue":"4","key":"4_CR34","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"FN Najm","year":"1994","unstructured":"Najm FN (Dec 1994) A survey of power estimation techniques in VLSI circuits. IEEE Trans VLSI Syst 2(4):446\u2013455","journal-title":"IEEE Trans VLSI Syst."},{"key":"4_CR35","volume-title":"Fundamentals of modern VLSI devices.","author":"Y Taur","year":"1998","unstructured":"Taur Y, Ning TH (1998) Fundamentals of modern VLSI devices. Cambridge University Press, New York, NY"},{"key":"4_CR36","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S, Roy K (Aug 2003) Modeling and estimation of total leakage current in nanoscaled CMOS devices considering the effect of parameter variation. In: Proceedings of the international symposium of low power electronic devices, Seoul, pp 172\u2013175","DOI":"10.1145\/871506.871549"},{"key":"4_CR37","doi-asserted-by":"crossref","unstructured":"Rao R, Srivastava A, Blaauw D, Sylvester D (Aug 2003) Statistical estimation of leakage current considering inter- and intra-die process variation. In: Proceedings of the international symposium of low power electronic devices, Seoul, pp 84\u201389","DOI":"10.1145\/871506.871530"},{"key":"4_CR38","doi-asserted-by":"crossref","unstructured":"Sirichotiyakul S, Edwards T, Oh C, Zuo J, Dharchoudhury A, Panda R, Blaauw D (Jun 1999) Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing. In: Proceedings of the ACM\/IEEE design automation conference, New Orleans, LA, pp 436\u2013441","DOI":"10.1145\/309847.309975"},{"issue":"8","key":"4_CR39","doi-asserted-by":"publisher","first-page":"1800","DOI":"10.1109\/16.936710","volume":"48","author":"KA Bowman","year":"2001","unstructured":"Bowman KA, Wang L, Tang X, Meindl JD (Aug 2001) A circuit level perspective of the optimum gate oxide thickness. IEEE Trans Electron Devices 48(8):1800\u20131810","journal-title":"IEEE Trans Electron Devices."},{"key":"4_CR40","doi-asserted-by":"crossref","unstructured":"Abu-Dayya AA, Beaulieu NC (Jun 1994) Comparison of methods of computing correlated lognormal sum distributions and outages for digital wireless applications. In: IEEE 44th vehicular technology conference, vol 1, Stockholm, pp 175\u2013179","DOI":"10.1109\/VETEC.1994.345143"},{"key":"4_CR41","doi-asserted-by":"crossref","unstructured":"Srivastava A, Shah S, Agarwal K, Sylvester D, Blaauw D, Director SW (Jun 2005) Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 535\u2013540","DOI":"10.1145\/1065579.1065718"},{"key":"4_CR42","doi-asserted-by":"crossref","unstructured":"Chang H, Sapatnekar SS (Jun 2005) Full-chip analysis of leakage power under process variations, including spatial correlations. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 523\u2013528","DOI":"10.1145\/1065579.1065716"},{"key":"4_CR43","doi-asserted-by":"crossref","unstructured":"Lee D, Kwong W, Blaauw D, Sylvester D (Jun 2003) Analysis and minimization techniques for total leakage considering gate oxide leakage. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 175\u2013180","DOI":"10.1145\/775832.775878"},{"issue":"2","key":"4_CR44","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/1230800.1230804","volume":"12","author":"H Chang","year":"2007","unstructured":"Chang H, Sapatnekar SS (Apr 2007) Prediction of leakage power under process uncertainties. ACM Trans Des Autom Electron Syst 12(2); Article 12:27 pp","journal-title":"ACM Trans Des Autom Electron Syst."},{"issue":"4","key":"4_CR45","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/TVLSI.2009.2013956","volume":"18","author":"W Kim","year":"2010","unstructured":"Kim W, Do KT, Kim YH (Apr 2010) Statistical leakage estimation based on sequential addition of cell leakage currents. IEEE Trans VLSI Syst 18(4):602\u2013615","journal-title":"IEEE Trans VLSI Syst."},{"key":"4_CR46","doi-asserted-by":"crossref","unstructured":"Chopra K, Shah S, Srivastava A, Blaauw D, Sylvester D (Nov 2005) Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 1023\u20131028","DOI":"10.1109\/ICCAD.2005.1560212"},{"key":"4_CR47","doi-asserted-by":"crossref","unstructured":"Xiong J, Zolotov V, Venkateswaran N, Visweswariah C (Jul 2006) Criticality computation in parameterized statistical timing. In: Proceedings of the ACM\/IEEE design automation conference, San Francisco, CA, pp 63\u201368","DOI":"10.1145\/1146909.1146929"},{"key":"4_CR48","unstructured":"Li X, Le J, Celik M, Pileggi LT (Nov 2005) Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 844\u2013851"},{"key":"4_CR49","doi-asserted-by":"crossref","unstructured":"Mogal H, Qian H, Sapatnekar SS, Bazargan K (Nov 2007) Clustering based pruning for statistical criticality computation under process variations. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 340\u2013343","DOI":"10.1109\/ICCAD.2007.4397287"},{"issue":"1","key":"4_CR50","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/TCAD.1982.1269993","volume":"1","author":"T Yoshimura","year":"1982","unstructured":"Yoshimura T, Kuh ES (Jan 1982) Efficient algorithms for channel routing. IEEE Trans Comput Aided Des Integr Circ Syst 1(1):25\u201335","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst."},{"issue":"3","key":"4_CR51","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1109\/TCAD.2009.2013278","volume":"28","author":"H Mogal","year":"2009","unstructured":"Mogal H, Qian H, Sapatnekar SS, Bazargan K (Mar 2009) Fast and accurate statistical criticality computation under process variations. IEEE Trans Comput Aided Des Integr Circ Syst 28(3):350\u2013363","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst."},{"key":"4_CR52","doi-asserted-by":"crossref","unstructured":"Choi SH, Paul BC, Roy K (Jun 2004) Novel sizing algorithm for yield improvement under process variation in nanometer technology. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 454\u2013459","DOI":"10.1145\/996566.996695"},{"key":"4_CR53","doi-asserted-by":"crossref","unstructured":"Sinha D, Shenoy NV, Zhou H (Nov 2005) Statistical gate sizing for timing yield optimization. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 1037\u20131042","DOI":"10.1109\/ICCAD.2005.1560214"},{"key":"4_CR54","doi-asserted-by":"crossref","unstructured":"Agarwal A, Chopra K, Blaauw D, Zolotov V (Jun 2005) Circuit optimization using statistical static timing analysis. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 338\u2013342","DOI":"10.1145\/1065579.1065663"},{"key":"4_CR55","doi-asserted-by":"crossref","unstructured":"Raj S, Vrudhala SBK, Wang J (Jun 2004) A methodology to improve timing yield in the presence of process variations. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 448\u2013453","DOI":"10.1145\/996566.996694"},{"key":"4_CR56","doi-asserted-by":"crossref","unstructured":"Mani M, Devgan A, Orshansky M (Jun 2005) An efficient algorithm for statistical power under timing yield constraints. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 309\u2013314","DOI":"10.1109\/DAC.2005.193823"},{"key":"4_CR57","doi-asserted-by":"crossref","unstructured":"Davoodi A, Srivastava A (Jul 2006) Variability driven gate sizing for binning yield optimization. In: Proceedings of the ACM\/IEEE design automation conference, San Francisco, CA, pp 956\u2013964","DOI":"10.1145\/1146909.1147152"},{"issue":"1","key":"4_CR58","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1109\/TCAD.2007.907241","volume":"27","author":"J Singh","year":"2008","unstructured":"Singh J, Sapatnekar SS (Jan 2008) A scalable statistical static timing analyzer incorporating correlated non-Gaussian and Gaussian parameter variations. IEEE Trans Comput Aided Des Integr Circ Syst 27(1):160\u2013173","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst."},{"key":"4_CR59","doi-asserted-by":"crossref","unstructured":"Singh J, Nookala V, Luo T, Sapatnekar S (Jun 2005) Robust gate sizing by geometric programming. In: Proceedings of the ACM\/IEEE design automation conference, Anaheim, CA, pp 315\u2013320","DOI":"10.1145\/1065579.1065662"},{"key":"4_CR60","doi-asserted-by":"crossref","unstructured":"Srivastava A, Sylvester D, Blaauw D (Jun 2004) Statistical optimization of leakage power consider process variations using dual-Vth and sizing. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 773\u2013778","DOI":"10.1145\/996566.996775"},{"key":"4_CR61","doi-asserted-by":"crossref","unstructured":"Srivastava A, Sylvester D, Blaauw D (Jun 2004) Power minimization using simultaneous gate sizing, dual Vdd and dual Vth assignment. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 783\u2013787","DOI":"10.1145\/996566.996777"},{"key":"4_CR62","doi-asserted-by":"crossref","unstructured":"Datta A, Bhunia S, Mukhopadhyay S, Banerjee N, Roy K (Mar 2005) Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100\u00a0nm technologies. In: Proceedings of design, automation, and test in Europe, Munich, pp 926\u2013931","DOI":"10.1109\/DATE.2005.278"},{"key":"4_CR63","doi-asserted-by":"crossref","unstructured":"Lee B, Wang L, Abadir MS (Jul 2006) Refined statistical static timing analysis through learning spatial delay correlations. In: Proceedings of the ACM\/IEEE design automation conference, San Francisco, CA, pp 149\u2013154","DOI":"10.1109\/DAC.2006.229198"},{"key":"4_CR64","doi-asserted-by":"crossref","unstructured":"Wang L, Bastani P, Abadir MS (Jun 2007) Design-silicon timing correlation\u2013a data mining perspective. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 385\u2013389","DOI":"10.1109\/DAC.2007.375193"},{"key":"4_CR65","doi-asserted-by":"crossref","unstructured":"Abranmovici M, Bradley P, Dwarakanath K, Levin P, Memmi G, Miller D (Jul 2006) A reconfigurable design-for-debug infrastructure for SoCs. In: Proceedings of the ACM\/IEEE design automation conference, San Francisco, CA, pp 7\u201312","DOI":"10.1109\/DAC.2006.238683"},{"key":"4_CR66","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"JW Tschanz","year":"2002","unstructured":"Tschanz JW, Kao JT, Narendra SG, Nair R, Antoniadis DA, Chandrakasan AP, De V (Nov 2002) Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J Solid-State Circuits 37:1396\u20131402","journal-title":"IEEE J Solid-State Circuits"},{"key":"4_CR67","doi-asserted-by":"publisher","first-page":"826","DOI":"10.1109\/JSSC.2003.810053","volume":"38","author":"JW Tschanz","year":"2003","unstructured":"Tschanz JW, Narendra S, Nair R, De V (May 2003) Effectiveness of adaptive supply voltage and body bias for reducing the impact of parameter variations in low power and high performance microprocessors. IEEE J Solid-State Circuits 38:826\u2013829","journal-title":"IEEE J Solid-State Circuits"},{"key":"4_CR68","doi-asserted-by":"crossref","unstructured":"Tschanz JW, Narendra S, Keshavarzi A, De V (May 2005) Adaptive circuit techniques to minimize variation impacts on microprocessor performance and power. In: Proceedings of the IEEE international symposium on circuits and systems, Kobe, pp 23\u201326","DOI":"10.1109\/ISCAS.2005.1464511"},{"key":"4_CR69","doi-asserted-by":"crossref","unstructured":"Paul S, Krishnamurthy S, Mahmoodi H, Bhunia S (Nov 2007) Low-overhead design technique for calibration of maximum frequency at multiple operating points. In: Proceedings of the IEEE\/ACM international conference on computer-aided design, San Jose, CA, pp 401\u2013404","DOI":"10.1109\/ICCAD.2007.4397298"},{"issue":"2","key":"4_CR70","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1145\/1698759.1698769","volume":"15","author":"S Paul","year":"2010","unstructured":"Paul S, Mahmoodi H, Bhunia S (Feb 2010) Low-overhead Fmax calibration at multiple operating points using delay-sensitivity-based path selection. ACM Trans Des Autom Electron Syst 15(2), Article 19:34 pp","journal-title":"ACM Trans Des Autom Electron Syst."},{"key":"4_CR71","doi-asserted-by":"crossref","unstructured":"Liu Q, Sapatnekar SS (Jun 2007) Confidence scalable post-silicon statistical delay prediction under process variations. In: Proceedings of the ACM\/IEEE design automation conference, San Diego, CA, pp 497\u2013502","DOI":"10.1109\/DAC.2007.375216"},{"key":"4_CR72","doi-asserted-by":"crossref","unstructured":"Liu Q, Sapatnekar SS (Apr 2009) Synthesizing a representative critical path for post-silicon delay prediction. In: Proceedings of the International symposium on physical design, San Diego, CA, pp 183\u2013190","DOI":"10.1145\/1514932.1514973"},{"key":"4_CR73","unstructured":"Fishburn JP, Dunlop AE (Nov 1985) TILOS: a posynomial programming approach to transistor sizing. In: Proceedings of the IEEE international conference on computer-aided design, Santa Clara, CA, pp 326\u2013328"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:28:27Z","timestamp":1740680907000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":73,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_4","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]}}}