{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:42:54Z","timestamp":1742913774285,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":51,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_5","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"151-183","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power and Variation-Tolerant Memory Design"],"prefix":"10.1007","author":[{"given":"Hamid","family":"Mahmoodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"issue":"2","key":"5_CR1","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1109\/JSSC.2002.807414","volume":"38","author":"A Agarwal","year":"2003","unstructured":"Agarwal A, Hai Li, Roy K (Feb 2003) A single-Vt low-leakage gated-ground cache for deep submicron. IEEE J Solid-State Circuits 38(2):319\u2013328","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR2","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"A Bhavnagarwala","year":"2001","unstructured":"Bhavnagarwala A, Tang X, Meindl JD (Apr 2001) The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J Solid-State Circuits 36:658\u2013665","journal-title":"IEEE J Solid-State Circuits"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Bhavnagarwala A, Kosonocky SV, Kowalczyk SP, Joshi RV, Chan YH, Srinivasan U, Wadhwa JK (Jun 2004) A transregional CMOS SRAM with single, logic VDD and dynamic power rails. In: Symposium on VLSI Circuits, Honolulu, HI, pp 292\u2013293","DOI":"10.1109\/VLSIC.2004.1346591"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter variation and impact on circuits and microarchitecture. Design Automation Conference, Anaheim, CA, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Burnett D, Erington K, Subramanian C, Baker K (Jun 1994) Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits. In: Symposium on VLSI Technology, Honolulu, HI, pp 15\u201316","DOI":"10.1109\/VLSIT.1994.324400"},{"key":"5_CR6","volume-title":"Design of high-performance microprocessor circuits","author":"A Chandrakasan","year":"2001","unstructured":"Chandrakasan A, Bowhill WJ, Fox F (2001) Design of high-performance microprocessor circuits. IEEE, Piscataway, NJ"},{"key":"5_CR7","unstructured":"Chappell B, Young I (Apr 2003) VDD modulated SRAM for highly scaled, high performance cache. US Patent 6556471"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Cheemalavagu S, Korkmaz P, Palem KV (Sept 2004) Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. In; International conference on solid state devices and materials, Tokyo, pp 402\u2013403","DOI":"10.7567\/SSDM.2004.P1-8L"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Chen G, Kandemir M (2005) Optimizing address code generation for array-intensive DSP applications. In: International symposium on code generation and optimization, San Jose, CA, pp 141\u2013152","DOI":"10.1109\/CGO.2005.23"},{"issue":"11","key":"5_CR10","doi-asserted-by":"publisher","first-page":"1286","DOI":"10.1109\/TVLSI.2005.859565","volume":"13","author":"Q Chen","year":"2005","unstructured":"Chen Q, Mahmoodi H, Bhunia S, Roy K (Nov 2005) Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations. IEEE Trans VLSI Syst 13(11):1286\u20131295","journal-title":"IEEE Trans VLSI Syst."},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Cho M, Schlessman J, Wolf W, Mukhopadhyay S (2009) Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications. In: Asia and South Pacific design automation conference, Yokohama, pp 823\u2013828","DOI":"10.1109\/ASPDAC.2009.4796582"},{"key":"5_CR12","volume-title":"Sampling techniques","author":"WG Cochran","year":"1977","unstructured":"Cochran WG (1977) Sampling techniques, 3rd edn. Wiley, New York, NY","edition":"3"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Djahromi AK, Eltawil AM, Kurdahi FJ, Kanj R (Mar 2007) Cross layer error exploitation for aggressive voltage scaling. IEEE international symposium on quality electronic design, San Jose, CA, pp 192\u2013197","DOI":"10.1109\/ISQED.2007.53"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Flautner K, Nam SK, Martin S, Blaauw D, Mudge T (2002) Drowsy caches: simple techniques for reducing leakage power. In: International symposium on computer architecture, Anchorage, AK, pp 148\u2013157","DOI":"10.1145\/545214.545232"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"George J, Marr B, Akgul BES, Palem KV (Oct 2006) Probabilistic arithmetic and energy efficient embedded signal processing. In: International conference on compilers, architecture, and synthesis for embedded systems, Seoul","DOI":"10.1145\/1176760.1176781"},{"key":"5_CR16","unstructured":"Hesterberg TC (1988) Advances in importance sampling, Ph.D. Dissertation, Statistics Department, Stanford University"},{"key":"5_CR17","unstructured":"Horne S, Klein RK, Selcuk AA, Kepler NJ, Spence CA, Lee RT, Holst JC (Aug 1998) Memory device using a reduced word line voltage during read operations and a method of accessing such a memory device. US Patent 5796651"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Jess JAG, Kalafala K, Naidu SR, Otten RHJ, Visweswariah C (2003) Statistical timing for parametric yield prediction of digital integrated circuits. In: Design automation conference, Anaheim, CA, pp 932\u2013937","DOI":"10.1145\/775832.776066"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Kanj R, Joshi R, Nassif S (2006) Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In: Design automation conference, San Francisco, CA, pp 69\u201372","DOI":"10.1145\/1146909.1146930"},{"key":"5_CR20","doi-asserted-by":"publisher","first-page":"816","DOI":"10.1109\/4.222181","volume":"28","author":"T Kawahara","year":"1993","unstructured":"Kawahara T, Sakata T, Itoh K, Kawajiri Y, Akiba T, Kitsukawa G, Aoki M (Jul 1993) A high-speed, small-area, threshold-voltage mismatch compensation sense amplifier for gigabit-scale DRAM arrays. IEEE J Solid State Circuits 28:816\u2013823","journal-title":"IEEE J Solid State Circuits"},{"key":"5_CR21","doi-asserted-by":"crossref","unstructured":"Kurdahi F, Eltawil A, Djahromi AK, Makhzan M, Cheng S (Aug 2007) Error aware design.In: Euromicro conference on digital system design architectures, L\u00fcbeck, Germany, pp 8\u201315","DOI":"10.1109\/DSD.2007.4341443"},{"issue":"1","key":"5_CR22","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1109\/TVLSI.2008.2008808","volume":"18","author":"NN Mojumder","year":"2010","unstructured":"Mojumder NN, Mukhopadhyay S, Kim JJ, Chuang CT, Roy K (Jan 2010) Self-Repairing SRAM using on-chip detection and compensation. IEEE Trans VLSI Syst 18(1):75\u201384","journal-title":"IEEE Trans VLSI Syst."},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S, Mahmoodi H, Roy K (Nov 2004) Statistical design and optimization of sram cell for yield enhancement. IEEE\/ACM international\u2009conference on computer aided design, San Jose, CA, pp 10\u201313","DOI":"10.1109\/ICCAD.2004.1382534"},{"issue":"12","key":"5_CR24","doi-asserted-by":"publisher","first-page":"1859","DOI":"10.1109\/TCAD.2005.852295","volume":"24","author":"S Mukhopadhyay","year":"2005","unstructured":"Mukhopadhyay S, Mahmoodi H, Roy K (Dec 2005) Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled CMOS. IEEE Trans Compu Aided Des Integ Circuits Sys 24(12):1859\u20131880","journal-title":"IEEE Trans Compu Aided Des Integ Circuits Sys."},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S, Kim K, Mahmoodi H, Datta A, Park D, Roy K (Jun 2006) Self-repairing SRAM for reducing parametric failures in nanoscaled memory. In: Symposium on VLSI circuits, Honolulu, HI, pp 132\u2013133","DOI":"10.1109\/VLSIC.2006.1705345"},{"issue":"6","key":"5_CR26","doi-asserted-by":"publisher","first-page":"1370","DOI":"10.1109\/JSSC.2007.897161","volume":"42","author":"S Mukhopadhyay","year":"2007","unstructured":"Mukhopadhyay S, Kim K, Mahmoodi H, Roy K (Jun 2007) Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS. IEEE J Solid-State Circuits 42(6):1370\u20131382","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"5_CR27","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1109\/TCAD.2007.906995","volume":"27","author":"S Mukhopadhyay","year":"2008","unstructured":"Mukhopadhyay S, Mahmoodi H, Roy K (Jan 2008) Reduction of parametric failures in sub-100-nm SRAM array using body bias. IEEE Trans Comput Aided Des Integr Circ Sys 27(1):174\u2013183","journal-title":"IEEE Trans Comput Aided Des Integ Circuits Sys."},{"key":"5_CR28","unstructured":"Mukhopadhyay S, Rao RM, Kim JJ, Chuang CT (2009) SRAM write-ability improvement with transient negative bit-line voltage. In: IEEE transactions very large scale integration (VLSI) systems"},{"key":"5_CR29","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S, Raychowdhury A, Mahmoodi H, Roy K (Dec 2005) Leakage current based stabilization scheme for robust sense-amplifier design for yield enhancement in nano-scale SRAM. In: IEEE Asian test symposium, Calcutta, pp 176\u2013181","DOI":"10.1109\/ATS.2005.73"},{"key":"5_CR30","doi-asserted-by":"crossref","unstructured":"Nassif SR (2001) Modeling and analysis of manufacturing variations. In: Custom integrated circuit conference, San Diego, CA, pp 223\u2013228","DOI":"10.1109\/CICC.2001.929760"},{"issue":"4","key":"5_CR31","doi-asserted-by":"publisher","first-page":"820","DOI":"10.1109\/JSSC.2007.891648","volume":"42","author":"el. Ohbayashi S et","year":"2007","unstructured":"Ohbayashi S et el. (Apr 2007) A 65\u00a0nm SoC embedded 6T-SRAM design for manufacturing with read and write cell stabilizing circuits. IEEE J Solid State Circuits 42(4):820\u2013829","journal-title":"IEEE J Solid State Circuits"},{"key":"5_CR32","volume-title":"Probability, random variables and stochastic process","author":"A Papoulis","year":"2002","unstructured":"Papoulis A (2002) Probability, random variables and stochastic process. MacGraw-Hill, New York, NY"},{"key":"5_CR33","unstructured":"Parke SA (1997) Optimization of DRAM sense amplifiers for the gigabit era. In: Midwest symposium on circuits and systems, Sacramento, CA, pp 209\u2013212"},{"key":"5_CR34","unstructured":"Qin H, Cao Y, Markovic D, Vladimirescu A, Rabaey J (Mar 2004) SRAM leakage suppression by minimizing standby supply voltage. International symposium on quality electronic design, San Jose, CA, pp 55\u201360"},{"key":"5_CR35","unstructured":"Rabaey JM, Chandrakasan A, Nikolic B (2003), Digital integrated circuits. Prentice-Hall, ch. 12, Upper Saddle River, NJ, pp 623\u2013718"},{"key":"5_CR36","doi-asserted-by":"crossref","unstructured":"Rao R, Devgan A, Blaauw D, Sylvester D (Jun 2004) Parametric yield estimation considering leakage variability. In: Design automation conference, San Diego, CA, pp 442\u2013447","DOI":"10.1145\/996566.996693"},{"issue":"2","key":"5_CR37","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"Roy K, Mukhopadhyay S, Mahmoodi H (Feb 2003) Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc IEEE 91(2):305\u2013327","journal-title":"Proc IEEE"},{"key":"5_CR38","doi-asserted-by":"publisher","first-page":"1413","DOI":"10.1109\/4.90096","volume":"26","author":"R Sarpeshkar","year":"1991","unstructured":"Sarpeshkar R, Wyatt JL, Lu NC, Gerber PD (Oct 1991) Mismatch sensitivity of a simultaneously latched CMOS sense amplifier. IEEE J Solid State Circuits 26:1413\u20131422","journal-title":"IEEE J Solid State Circuits"},{"key":"5_CR39","unstructured":"Schueller G, Pradlewarter H, Koutsourelakis PS (2003) A comparative study of reliability estimation procedures for high dimensions. In: ASCE engineering mechanics conference, Seattle, WA"},{"issue":"7","key":"5_CR40","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/4.508216","volume":"31","author":"JW Sub","year":"1996","unstructured":"Sub JW, Rho KM, Park CK, Koh YH (Jul 1996) Offset-trimming bit-line sensing scheme for gigabitscale DRAM\u2019s. IEEE J Solid State Circuits 31(7):1025\u20131028","journal-title":"IEEE J Solid State Circuits"},{"key":"5_CR41","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/92.645063","volume":"5","author":"X Tang","year":"1997","unstructured":"Tang X, De V, Meindl JD (Dec 1997) Intrinsic MOSFET parameter fluctuations due to random dopant placement. IEEE Trans VLSI Syst 5:369\u2013376","journal-title":"IEEE Trans VLSI Syst."},{"key":"5_CR42","volume-title":"Fundamentals of modern VLSI devices","author":"Y Taur","year":"1998","unstructured":"Taur Y, Ning TH (1998) Fundamentals of modern VLSI devices. Cambridge University Press, New York, NY"},{"key":"5_CR43","doi-asserted-by":"crossref","unstructured":"Visweswariah C (2003) Death, taxes and failing chips. In: Design automation conference, Anaheim, CA, pp 343\u2013347","DOI":"10.1145\/775832.775921"},{"key":"5_CR44","doi-asserted-by":"crossref","unstructured":"Wah BW, Chen Y-X (Nov 2000) Constrained genetic algorithms and their applications in nonlinear constrained optimization. In: IEEE international conference on tools with artificial intelligence, Vancouver, BC, pp 286\u2013293","DOI":"10.1109\/TAI.2000.889884"},{"issue":"4","key":"5_CR45","doi-asserted-by":"publisher","first-page":"600","DOI":"10.1109\/TIP.2003.819861","volume":"13","author":"Z Wang","year":"2004","unstructured":"Wang Z, Bovik AC, Sheikh HR, Simoncelli EP (Apr 2004) Image quality assessment: from error visibility to structural similarity. IEEE Trans Image Process 13(4):600\u2013612","journal-title":"IEEE Trans Image Process."},{"key":"5_CR46","doi-asserted-by":"publisher","first-page":"1148","DOI":"10.1109\/JSSC.2004.829399","volume":"39","author":"B Wicht","year":"2004","unstructured":"Wicht B, Nirschl T, Schmitt D-Landsiedel (Jul 2004) Yield and speed optimization of a latch type voltage sense amplifier. IEEE J Solid State Circuits 39:1148\u20131158","journal-title":"IEEE J Solid State Circuits"},{"key":"5_CR47","doi-asserted-by":"crossref","unstructured":"Yamaoka M, Maeda N, Shimazaki Y, Osada1 K (Feb 2008) A 65\u00a0nm low-power high-density SRAM operable at 1.0\u00a0V under 3\u03c3 systematic variation using separate Vth monitoring and body bias for NMOS and PMOS. In: IEEE international solid state circuit conference, San Francisco, CA, pp 383\u2013385","DOI":"10.1109\/ISSCC.2008.4523218"},{"key":"5_CR48","doi-asserted-by":"crossref","unstructured":"Yang S, Wolf W, Vijaykrishnan N (Jun 2005) Power and performance analysis of motion estimation based on hardware and software realizations. In: IEEE transactions on computers, pp 714\u2013716","DOI":"10.1109\/TC.2005.102"},{"key":"5_CR49","doi-asserted-by":"crossref","unstructured":"Yeung J, Mahmoodi H (Sep 2006) Robust Sense Amplifier Design Under Random Dopant Fluctuations In Nano-Scale CMOS technologies. In: IEEE international systems-on-chip conference, Austin, TX, pp 261\u2013264","DOI":"10.1109\/SOCC.2006.283894"},{"key":"5_CR50","unstructured":"Yi K, Cheng SY, Kurdahi F, Eltawil A (2008) A Partial memory Protection scheme for higher effective yield of embedded memory for video Data. In: Asia-Pacific computer system architecture conference, Hsinchu, Taiwan, pp 273\u2013278"},{"key":"5_CR51","doi-asserted-by":"crossref","unstructured":"Zhang K, Bhattacharya U, Chen Z, Hamzaoglu F, Murray D, Vallepalli N, Wang Y, Zheng B, Bohr M (Feb 2005) A 3-GHz 70\u00a0MB SRAM in 65\u00a0nm CMOS technology with integrated column-based dynamic power supply. In: International solid state circuits conference, San Francisco, CA, pp 474\u2013611","DOI":"10.1109\/JSSC.2005.859025"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:28:21Z","timestamp":1740680901000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":51,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_5","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}