{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:37:10Z","timestamp":1742913430702,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":36,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_6","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"185-207","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Digital Subthreshold for Ultra-Low Power Operation: Prospects and Challenges"],"prefix":"10.1007","author":[{"given":"Bipul C.","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"6_CR1","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"AP Chandrakasan","year":"1992","unstructured":"Chandrakasan AP, Sheng S, Broderson RW (Apr 1992) Low-power CMOS digital design. IEEE J Solid-State Circuits 27:473\u2013484","journal-title":"IEEE J Solid-State Circuits"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Soeleman H, Roy K, Paul BC (2000) Robust ultra-low power subthreshold DTMOS logic. In: IEEE international symposium on low power electronics (ISLPED), pp 94\u201396","DOI":"10.1145\/344166.344187"},{"issue":"1","key":"6_CR3","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/92.920822","volume":"9","author":"H Soeleman","year":"2001","unstructured":"Soeleman H, Roy K, Paul BC (2001) Robust Subthreshold logic for ultra-low power operation. IEEE Trans VLSI Syst 9(1):90\u201399","journal-title":"IEEE Trans VLSI Syst"},{"issue":"1","key":"6_CR4","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A Wang","year":"2005","unstructured":"Wang A, Chandrakasan A (Jan 2005) A 180-mV subthreshold FET processor using a minimum energy design methodology. IEEE J Solid-State Circuit 40(1):310\u2013319","journal-title":"IEEE J Solid-State Circuit"},{"key":"6_CR5","doi-asserted-by":"publisher","first-page":"1213","DOI":"10.1109\/TVLSI.2005.859590","volume":"13","author":"A Raychowdhury","year":"2005","unstructured":"Raychowdhury A, Paul BC, Bhunia S, Roy K (Nov 2005) Device\/circuit\/architecture co-design for ultra-low power digital sub-threshold operation. IEEE trans VLSI Syst 13:1213\u20131224","journal-title":"IEEE Trans VLSI Syst"},{"issue":"23","key":"6_CR6","doi-asserted-by":"publisher","first-page":"1268","DOI":"10.1049\/el:20053082","volume":"41","author":"F Cannillo","year":"2005","unstructured":"Cannillo F, Toumazou C (2005) Nano-power subthreshold current-mode logic in sub-100\u00a0nm technologies. Electron Lett 41(23):1268\u20131269","journal-title":"Electron Lett"},{"issue":"7","key":"6_CR7","doi-asserted-by":"publisher","first-page":"1699","DOI":"10.1109\/JSSC.2008.922709","volume":"43","author":"A Tajalli","year":"2008","unstructured":"Tajalli A, Brauer EJ, Leblebici Y, Vittoz E (Jul 2008) Subthreshold source-coupled logic circuits for ultra-low-power applications. IEEE J Solid-State Circuits (JSSC) 43(7):1699\u20131710","journal-title":"IEEE J Solid-State Circuits (JSSC)"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Nyathi J, Bero B (2006) Logic circuits operating in subthreshold voltages. In: The Proceeding of ISLPED international symposium on low power electronic design, pp 131\u2013134","DOI":"10.1145\/1165573.1165604"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Elgharbawy W, Bayoumi M (2004) New bulk dynamic threshold NMOS schemes for low-energy subthreshold domino-like circuits. In: Proceeding of ISVLSI, pp 115\u2013120","DOI":"10.1109\/ISVLSI.2004.1339517"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Thomas O, Amara A, Vladimirescu A (2003) Stability analysis of a 400\u00a0mV 4-transistor CMOS-SOI SRAM cell operated in subthreshold. In: Proceeding the Conference on Electron Device and Solid-State Circuits, pp 247\u2013250","DOI":"10.1109\/EDSSC.2003.1283524"},{"issue":"10","key":"6_CR11","doi-asserted-by":"publisher","first-page":"2344","DOI":"10.1109\/JSSC.2006.881549","volume":"41","author":"J Chen","year":"2006","unstructured":"Chen J, Clark LT, Chen TH (Oct 2006) An ultra-low-power memory with a subthreshold power supply voltage..IEEE J Solid-State Circuits 41(10):2344\u20132353,","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"6_CR12","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/TED.2007.911033","volume":"55","author":"S Hanson","year":"2008","unstructured":"Hanson S, Seok M, Sylvester D, Blaauw D (Jan. 2008) Nanometer device scaling in subthreshold logic and SRAM. IEEE Trans Electron Devices 55(1):175\u2013185","journal-title":"IEEE Trans Electron Devices"},{"issue":"9","key":"6_CR13","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"BH Calhoun","year":"2005","unstructured":"Calhoun BH, Wang A, Chandrakasan A (Sep. 2005) Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J Solid-State Circuits (JSSC) 40(9):1778\u20131786","journal-title":"IEEE J Solid-State Circuits (JSSC)"},{"issue":"5","key":"6_CR14","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1109\/TVLSI.2008.917571","volume":"16","author":"J Keane","year":"2008","unstructured":"Keane J, Eom H, Kim TH, Sapatnekar S, Kim C (May 2008) Stack sizing for optimal drivability in subthreshold circuits. IEEE Trans VLSI Syst 16(5):598\u2013602","journal-title":"IEEE Trans VLSI Syst"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Melek LAP, Schneider MC, Galup-Montoro C (2004) Body-bias compensation technique for subthreshold CMOS static logic gates. In: The Proceeding of symposium On Integrated Circuits and System Design (SBCCI), pp 267\u2013272","DOI":"10.1145\/1016568.1016639"},{"key":"6_CR16","unstructured":"Chen J, Clark LT, Cao Y (2005) Robust design of high fan-in\/out subthreshold circuits. In : Proceeding of international conference on Computer Design (ICCD), pp 405\u2013410"},{"key":"6_CR17","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/TED.2004.842538","volume":"52","author":"BC Paul","year":"2005","unstructured":"Paul BC, Raychowdhury A, Roy K (Feb 2005) Device optimization for digital sub-threshold logic operation. IEEE Trans Electron Devices 52:237\u2013247","journal-title":"IEEE Trans Electron Devices"},{"issue":"2","key":"6_CR18","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1109\/TED.2006.888630","volume":"54","author":"S Chakraborty","year":"2007","unstructured":"Chakraborty S, Mallik A, Sarkar CK, Rao VR (Feb 2007) Impact of halo doping on the subthreshold performance of deep-submicrometer CMOS Devices and circuits for ultralow power analog\/mixed-signal applications. IEEE Trans Electron Devices 54(2):241\u2013248","journal-title":"IEEE Trans Electron Devices"},{"issue":"2","key":"6_CR19","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1109\/TED.2007.912383","volume":"55","author":"BC Paul","year":"2008","unstructured":"Paul BC, Roy K (Feb 2008) Oxide thickness optimization for ultra-low power digital sub-threshold operation. IEEE Trans Electron Devices 55(2):685\u2013688,","journal-title":"IEEE Trans Electron Devices"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Jayakumar N, Gamache B, Garg R, Khatri SP (2006) A PLA based asynchronous micropipelining approach for subthreshold circuit design. In: Proceeding of Design Automation Conference (DAC), pp 419\u2013424","DOI":"10.1145\/1146909.1147021"},{"issue":"2","key":"6_CR21","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1109\/JSSC.2009.2036764","volume":"45","author":"IJ Chang","year":"2010","unstructured":"Chang IJ, Park SP, Roy K (Feb 2010) Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation. IEEE J Solid-State Circuits (JSSC) 45(2): 401\u2013410","journal-title":"IEEE J Solid-State Circuits (JSSC)"},{"issue":"2","key":"6_CR22","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/JPROC.2009.2035449","volume":"98","author":"RD Jorgenson","year":"2010","unstructured":"Jorgenson RD et al (Feb 2010) Ultralow-power operation in subthreshold regimes applying clockless logic. Proc IEEE 98(2):299\u2013314","journal-title":"Proc IEEE"},{"issue":"8","key":"6_CR23","doi-asserted-by":"publisher","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2007564","volume":"17","author":"B Zhai","year":"2009","unstructured":"Zhai B et al (Aug 2009) Energy-efficient subthreshold processor design. IEEE Trans VLSI Syst 17(8):1127\u20131137","journal-title":"IEEE Trans VLSI Syst"},{"key":"6_CR24","volume-title":"Fundamentals of modern VLSI devices","author":"Y Taur","year":"1998","unstructured":"Taur Y, Ning TH (1998) Fundamentals of modern VLSI devices. Cambridge University Press, New York, NY"},{"issue":"1","key":"6_CR25","doi-asserted-by":"publisher","first-page":"214","DOI":"10.1109\/16.817588","volume":"47","author":"X Zhou","year":"2000","unstructured":"Zhou X, Lim KY, Lim D (Jan 2000) A general approach to compact threshold voltage formulation based on 2D numerical simulation and experimental correlation for deep-submicron ULSI technology development [CMOS]. IEEE Trans Electron Devices 47(1):214\u2013221","journal-title":"IEEE Trans Electron Devices"},{"issue":"6","key":"6_CR26","doi-asserted-by":"publisher","first-page":"1058","DOI":"10.1109\/TVLSI.2003.819573","volume":"11","author":"CH-I Kim","year":"2003","unstructured":"Kim CH-I, Soeleman H, Roy K (Dec 2003) Ultra-low-power DLMS adaptive filter for hearing aid applications. IEEE Trans VLSI Syst 11(6):1058\u20131067","journal-title":"IEEE Trans VLSI Syst"},{"key":"6_CR27","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/16.556151","volume":"44","author":"F Assaderaghi","year":"1997","unstructured":"Assaderaghi F et al (Mar 1997) Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI. IEEE Trans Electron Devices 44:414\u2013422","journal-title":"IEEE Trans Electron Devices"},{"key":"6_CR28","unstructured":"Seok M, Hanson S, Lin Y-S, Foo Z, Kim D, Lee Y, Liu N, Sylvester D, Blaauw D (2008) The phoenix processor: a 30 pW platform for sensor applications. In: Symposium on VLSI circuits. Digest technical papers, 18\u201320 June, 2008, pp 188\u2013189"},{"key":"6_CR29","doi-asserted-by":"crossref","unstructured":"Kim T-H, Liu J, Keane J, Kim CH (May 2008) Circuit techniques for ultra-low power sub-threshold SRAMs. In: IEEE international symposium on Circuits and Systems, 2008, pp 2574\u20132577","DOI":"10.1109\/ISCAS.2008.4541982"},{"issue":"1","key":"6_CR30","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/JSSC.2007.908005","volume":"43","author":"N Verma","year":"2008","unstructured":"Verma N, Chandrakasan AP (Jan 2008) A 256\u00a0kb 65\u00a0nm 8T Sub-threshold SRAM employing sense-amplifier redundancy. IEEE J Solid State Circuits 43(1):141\u2013149","journal-title":"IEEE J Solid State Circuits"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Ye Y, Borkar S, De V (Jun 1998) A new technique for standby leakage reduction in high performance circuits. In: Proceeding of IEEE symposium on VLSI circuits, pp 40\u201341","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"6_CR32","doi-asserted-by":"crossref","unstructured":"Gupta SK, Raychowdhury A, Roy K (2010) Digital computation in sub-threshold region for ultra-low power operation: a device-circuit-system co-design perspective. In: Proceedings of IEEE","DOI":"10.1109\/JPROC.2009.2035060"},{"issue":"10","key":"6_CR33","doi-asserted-by":"publisher","first-page":"2303","DOI":"10.1109\/JSSC.2007.897148","volume":"42","author":"JP Kulkarni","year":"2007","unstructured":"Kulkarni JP, Kim K,Roy K (Oct 2007) A 160\u00a0mV robust schmitt trigger based subthreshold SRAM. IEEE J Solid-State Circuits 42(10):2303\u20132313","journal-title":"IEEE J Solid-State Circuits"},{"key":"6_CR34","doi-asserted-by":"crossref","unstructured":"Kulkarni JP, Kim K, Park SP, Roy K (Jun 2008) Process variation tolerant SRAM for ultra-low voltage applications. In: Proceeding of design automation conference, pp 108\u2013113","DOI":"10.1145\/1391469.1391498"},{"key":"6_CR35","doi-asserted-by":"crossref","unstructured":"Chang IJ, Kim J-J, Park SP, Roy K (2008) A 32\u00a0kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90\u00a0nm CMOS. In: IEEE International soli state circuits conference, pp 387\u2013389","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"6_CR36","doi-asserted-by":"crossref","unstructured":"Roy K, Kulkarni JP, Hwang M-E (Jan 2008) Process tolerant ultralow voltage digital sub-threshold design. In: IEEE Topical Meeting Silicon Monolithic Integrated Circuits in RF Systems, pp 42\u201345","DOI":"10.1109\/SMIC.2008.17"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:28:19Z","timestamp":1740680899000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_6","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}