{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:52:19Z","timestamp":1742914339823,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":71,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_7","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"211-247","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Variation-Tolerant Microprocessor Architecture at Low Power"],"prefix":"10.1007","author":[{"given":"Meeta S.","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal A, Blaauw D, Zolotov V (2003) Statistical timing analysis for intra-die process variations with spatial correlations. In: International conference on computer-aided design, San Jose, CA","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"7_CR2","unstructured":"Austin TM (1999) DIVA: a reliable substrate for deep submicron microarchitecture design. In: MICRO 32: proceedings of the 32nd annual ACM\/IEEE international symposium on microarchitecture, Haifa, Israel"},{"issue":"4","key":"7_CR3","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1535\/itj.0904.02","volume":"9","author":"K Aygun","year":"2005","unstructured":"Aygun K, Hill MJ, Eilert K, Radhakrishnan R, Levin A (2005) Power delivery for high-performance microprocessors. Intel Technol J 9(4):26\u201344","journal-title":"Intel Technol J"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Borkar S (2005) Designing reliable systems from unreliable components: the challenges of variability and degradation. IEEE Micro 25(6)","DOI":"10.1109\/MM.2005.110"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Bowman KA, Tschanz JW, Kim NS, Lee J, Wilkerson CB, Lu SL, Karnik T, De V (2008) Energy-efficient and metastability-immune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance. In: ISSCC 2008","DOI":"10.1109\/ISSCC.2008.4523227"},{"key":"7_CR6","unstructured":"Brooks D, Martonosi M (2001) Dynamic thermal management for high-performance microprocessors. In: International symposium on high-performance computer architecture (HPCA)"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Brooks D, Bose P, Schuster S, Jacobson H, Kudva P, Buyuktosunoglu A, Wellman JD, Zyuban V, Gupta M, Cook P (2000) Power-aware microarchitecture: design and modeling challenges for the next generation microprocessors. IEEE Micro 20(6)","DOI":"10.1109\/40.888701"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Chang LP, Du CD (2009) Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers 15(1) ACM Transactions on Design Automation of Electronic:1\u201336","DOI":"10.1145\/1640457.1640463"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Chen TH, Chen CCP (2001) Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods. In: 38th conference on design automation, Las Vegas, NV","DOI":"10.1145\/378239.379023"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Choi J, Cher C, Franke H, Haman H, Weger A, Bose P (2007) Thermal-aware task scheduling at the system software level. In: International symposium on low power electronics and design (ISLPED) Portland, OR","DOI":"10.1145\/1283780.1283826"},{"key":"7_CR11","unstructured":"El-Essawy W, Albonesi D (2004) Mitigating inductive noise in SMT processors. In: International symposium on low power electronics and design, Newport, CA"},{"key":"7_CR12","unstructured":"Ernst D, Kim N, Das S, Pant S, Rao R, Pham T, C Ziesler D Blaauw KF T Austin, Mudge T (2003) Razor: a low-power pipeline based on circuit-level timing speculation. In: MICRO\u201903, San Deigo, CA"},{"issue":"2\/3","key":"7_CR13","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1147\/rd.492.0195","volume":"49","author":"A Gara","year":"2005","unstructured":"Gara A, et al (2005) Overview of the blue gene\/l system architecture. IBM J Res Technol 49(2\/3):195\u2013212","journal-title":"IBM J Res Techno"},{"key":"7_CR14","unstructured":"Grochowski E, Ayers D, Tiwari V (2002) Microarchitectural simulation and control of di\/dt-induced power supply voltage variation. In: International symposium on high-performance computer architecture, Boston, MA"},{"key":"7_CR15","unstructured":"Gupta MS (2009) Variation-aware processor architectures with aggressive operating margins. PhD thesis, Harvard University, Cambridge, MA"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Gupta MS, Rangan K, Smith MD, Wei GY, Brooks DM (2007) Towards a software approach to mitigate voltage emergencies. In: ISLPED \u201907, Portland, OR","DOI":"10.1145\/1283780.1283808"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Gupta MS, Rangan K, Smith MD, Wei GY, Brooks DM (2008) DeCoR: a delayed commit and rollback mechanism for handling inductive noise in processors. In: International symposium on high-performance computer architecture (HPCA), Salt Lake City, UT","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Gupta MS, Reddi VJ, Holloway G, Wei GY, Brooks D (2009) An event-guided approach to handling inductive noise in processors. In: Design automation and test in Europe (DATE), Nice","DOI":"10.1109\/DATE.2009.5090651"},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"Gupta MS, Rivers J, Bose P, Wei GY, Brooks D (2009) Tribeca: design for PVT variations with local recovery and fine-grained adaptation. In: International symposium on microarchitecture (MICRO), New York, NY","DOI":"10.1145\/1669112.1669168"},{"key":"7_CR20","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1109\/6040.784471","volume":"22","author":"D Herell","year":"1999","unstructured":"Herell D, Becker B (1999) Modelling of power distribution systems for high-performance microprocessors. In: IEEE transactions on advanced packaging, vol 22, pp 240\u2013248","journal-title":"IEEE transactions on advanced packaging"},{"issue":"2","key":"7_CR21","first-page":"131","volume":"12","author":"J Hicks","year":"2008","unstructured":"Hicks J, et al (2008) 45\u00a0nm transistor reliability. Intel Technol J 12(2):131\u2013145","journal-title":"Intel Technol J"},{"issue":"2\u20134","key":"7_CR22","first-page":"213","volume":"46","author":"L Gignac","year":"2006","unstructured":"Hu CK, Gignac L, Rosenburg R (2006) Electromigration of cu\/low dielectric constant interconnects. Microelectron reliab 46(2\u20134):213\u2013231","journal-title":"Microelectron reliab"},{"key":"7_CR23","doi-asserted-by":"crossref","unstructured":"Humenay E, Tarjan D, Skadron K (2007) Impact of systematic process variations on symmetrical performance in chip multiprocessors. In: Design, automation and test in Europe (DATE), Nice","DOI":"10.1109\/DATE.2007.364539"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Iyer A, Marculescu D (2002) Power and performance evaluation of globally asynchronous locally synchronous processors. In: International symposium on computer architecture, Anchorage, AK","DOI":"10.1145\/545214.545233"},{"issue":"16","key":"7_CR25","first-page":"1","volume":"53","author":"K Jackson","year":"2009","unstructured":"Jackson K, Wisniewski M, Schmidt D, Hild U, Heisig S, Yeh P, Gellerich W (2009) IBM System z10 performance improvements with software and hardware synergy. IBM J Res Dev 53(16):1\u20138","journal-title":"IBM J Res Dev"},{"key":"7_CR26","doi-asserted-by":"crossref","unstructured":"James N, Restle P, Friedrich J, Huott B, McCredie B (2007) Comparison of split-versus connected-core supplies in the POWER6 microprocessor. In: ISSCC 2007","DOI":"10.1109\/ISSCC.2007.373412"},{"key":"7_CR27","unstructured":"Joseph R, Brooks D, Martonosi M (2003) Control techniques to eliminate voltage emergencies in high performance processors. In: International symposium on high-performance computer architecture, Annaheim, CA"},{"issue":"2","key":"7_CR28","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2010.38","volume":"30","author":"R Kalla","year":"2010","unstructured":"Kalla R, Sinharoy B, Starke W, Floyd M (2010) Power7\u2122: IBM\u2019s next generation server processor. IEEE Micro 30(2):7\u201315","journal-title":"IEEE Micro"},{"key":"7_CR29","doi-asserted-by":"crossref","unstructured":"Krishnan AT, Reddy V, Aldrich D, Raval J, Christensen K, Rosal J, O\u2019Brien C, Khamankar R, Marshall A, Loh WK, McKee R, Krishnan S (2006) Sram cell static noise margin and vmin sensitivity to transistor degradation. In: International electron devices meeting","DOI":"10.1109\/IEDM.2006.346778"},{"key":"7_CR30","volume-title":"The CRC handbook of thermal engineering","author":"A Krum","year":"2000","unstructured":"Krum A (2000) Thermal management. In: Kreith F (ed) The CRC handbook of thermal engineering, CRC, Boca Raton, FL"},{"key":"7_CR31","doi-asserted-by":"crossref","unstructured":"Kurd N, Douglas J, Mosalikanti P, Kumar R (2008) Next generation intel micro-architecture (Nehalem) clocking architecture. IEEE symposium on VLSI circuits","DOI":"10.1109\/VLSIC.2008.4585952"},{"key":"7_CR32","doi-asserted-by":"crossref","unstructured":"Kursun E, Cher CY (2009) Variation-aware thermal characterization and management of multi-core architectures. In: International conference on computer design (ICCD), Lake Tahoe, CA","DOI":"10.1109\/ICCD.2008.4751874"},{"issue":"6","key":"7_CR33","first-page":"28","volume":"26","author":"Y Li","year":"2009","unstructured":"Li Y, Kim YM, Mintarno E, Mitra S, Gardner DS (2009) Overcoming early-life failure and aging for robust systems. IEEE Design and Test 26(6):28\u201339","journal-title":"Overcoming early-life failure and aging for robust systems"},{"key":"7_CR34","doi-asserted-by":"crossref","unstructured":"Liang X, Brooks D (2006) Mitigating the impact of process variations on processor register files and execution Units. In: International symposium on microarchitecture (ISCA), Boston, MA","DOI":"10.1109\/MICRO.2006.37"},{"key":"7_CR35","doi-asserted-by":"crossref","unstructured":"Liang X, Wei GY, Brooks D (2008) ReVIVaL: Variation tolerant architecture using voltage interpolation and variable latency. In: International symposium on computer architecture (ISCA-35), Beijing, China","DOI":"10.1109\/ISCA.2008.27"},{"issue":"8","key":"7_CR36","doi-asserted-by":"publisher","first-page":"1771","DOI":"10.1109\/TED.2003.815141","volume":"50","author":"J McPherson","year":"2003","unstructured":"McPherson J et al (2003) Trends in the ultimate breakdown strength of high dielectric-constant materials. IEEE Trans Electron Devices 50(8):1771\u20131778","journal-title":"IEEE Trans Electron Devices"},{"key":"7_CR37","volume-title":"Architecture design for soft errors.","author":"S Mukherjee","year":"2008","unstructured":"Mukherjee S (2008) Architecture design for soft errors. Morgan Kaufmann, San Francisco, CA"},{"key":"7_CR38","doi-asserted-by":"publisher","first-page":"940","DOI":"10.1109\/TC.2008.40","volume":"57","author":"P Ndai","year":"2008","unstructured":"Ndai P, Bhunia S, Agarwal A, Roy K (2008) Within-die variation aware scheduling in superscalar processors for improved througput. IEEE Trans Compu 57:940\u2013951","journal-title":"IEEE Trans Compu"},{"issue":"3","key":"7_CR39","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1109\/TDMR.2008.2002351","volume":"8","author":"S Pae","year":"2008","unstructured":"Pae S, Maiz J, Prasad C, Woolery B (2008) Effect of bti degradation on transistor variability in advanced semiconductor technologies. IEEE Trans Device Mater Reliab 8(3):519\u2013525","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"7_CR40","doi-asserted-by":"crossref","unstructured":"Park D, Nicopoulos C, Kim J, Vijaykrishnan N, Das CR (2006) Exploring fault-tolerant network-on-chip architectures. In: Proceedings of international conference on dependable systems and networks (DSN), Philadelphia, PA, pp 93\u2013104","DOI":"10.1109\/DSN.2006.35"},{"key":"7_CR41","doi-asserted-by":"crossref","unstructured":"Paul S, Bhunia S (2010) Dynamic transfer of computation to processor cache for yield and reliability improvement. IEEE transactions on VLSI","DOI":"10.1109\/TVLSI.2010.2049389"},{"key":"7_CR42","doi-asserted-by":"crossref","unstructured":"Powell M, Vijaykumar TN (2004) Exploiting resonant behavior to reduce inductive noise. In: ISCA, Munchen","DOI":"10.1145\/1028176.1006726"},{"key":"7_CR43","doi-asserted-by":"crossref","unstructured":"Powell MD, Vijaykumar TN (2003) Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise. In: Int\u2019l symposium on low power electronics and design, Seoul","DOI":"10.1145\/871506.871562"},{"key":"7_CR44","doi-asserted-by":"crossref","unstructured":"Powell MD, Gomaa M, Vijaykumar T (2004) Heat-and-run: leveraging SMT and CMP to manage power density through the operating system. In: International conference on architectural support for programming languages and operting systems (ASPLOS), Boston, MA","DOI":"10.1145\/1024393.1024424"},{"key":"7_CR45","doi-asserted-by":"crossref","unstructured":"Qureshi MK, Karidis J, Franceschini M, Srinivasan V, Lastras L, Abali B (2009) Enhancing lifetime and security of phase change memories via start-gap wear leveling. In: International symposium on microarchitecture (MICRO), New York, NY","DOI":"10.1145\/1669112.1669117"},{"key":"7_CR46","doi-asserted-by":"crossref","unstructured":"Reddi VJ, Campanoni S, Gupta MS, Smith MD, Wei GY, Brooks D (2009) Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack. In: Design automation conference (DAC), San Francisco, CA","DOI":"10.1145\/1629911.1630114"},{"key":"7_CR47","doi-asserted-by":"crossref","unstructured":"Reddi VJ, Gupta MS, Holloway G, Smith MD, Wei GY, Brooks D (2009) Voltage emergency prediction: using signatures to reduce operating margins. In: International symposium on high-performance computer architecture (HPCA), Raleigh, NC","DOI":"10.1109\/HPCA.2009.4798233"},{"issue":"3","key":"7_CR48","first-page":"221","volume":"52","author":"PN Sanda","year":"2008","unstructured":"Sanda PN, Kellington JW, Kudva P, Kalla R, McBeth RB, Ackaret J, Lockwood R, Schumann J, Jones CR (2008) Soft-error resilience of the IBM POWER6 processor, IBM J Res Develop 52(3):221\u2013314","journal-title":"Soft-error resilience of the IBM POWER6 processor"},{"key":"7_CR49","unstructured":"Sankaranarayanan K, Velusamy S, Stan M, Skadron K (2005) A case for thermal-aware floorplanning at the microarchitectural level. J Instr-Level Parall 7"},{"key":"7_CR50","doi-asserted-by":"crossref","unstructured":"Sarangi S, Greskamp B, Tiwari A, Torrellas J (2008) EVAL: utilizing processors with variation-induced timing errors. In: 41st international symposium on microarchitecture (MICRO), Lake Como","DOI":"10.1109\/MICRO.2008.4771810"},{"key":"7_CR51","doi-asserted-by":"crossref","unstructured":"Sarangi SR, Greskamp B, Teodorescu R, Nakano J, Tiwari A, Torrellas J (2008) VARIUS: a model of process variation and resulting timing errors for microarchitects. IEEE Trans on Semiconductor Manufacturing (IEEE TSM)","DOI":"10.1109\/TSM.2007.913186"},{"key":"7_CR52","unstructured":"Semeraro G, Magklis G, Balasubramonian R, Albonesi DH, Dwarkadas S, , Scott ML (2002) Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In: International symposium on high-performance computer architecture (HPCA), Boston, MA"},{"key":"7_CR53","doi-asserted-by":"crossref","unstructured":"Shin J, Zyuban V, Hu Z, Rivers JA, Bose P (2007) A framework for architecture-level lifetime reliability modeling. In: DSN \u201907: proceedings of the 37th Annual IEEE\/IFIP international conference on dependable systems and networks, Edinburgh","DOI":"10.1109\/DSN.2007.8"},{"key":"7_CR54","doi-asserted-by":"crossref","unstructured":"Shin J, Zyuban V, Bose P, Pinkston TM (2008) A proactive wearout recovery approach for exploiting microarchitectural redundancy to extend cache SRAM lifetime. In: International symposium on computer architecture (ISCA-35), Beijing, pp 353\u2013362","DOI":"10.1145\/1394608.1382151"},{"issue":"4\/5","key":"7_CR55","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1147\/rd.494.0505","volume":"49","author":"B Sinharoy","year":"2005","unstructured":"Sinharoy B, Kalla R, Tendler J, Eickemeyer R, Joyner J (2005) POWER5 system microarchitecture. IBM J Res Technol 49(4\/5):505\u2013523","journal-title":"IBM J Res Technol"},{"key":"7_CR56","doi-asserted-by":"crossref","unstructured":"Skadron K, Stan MR, Huang W, Velusamy S, Sankaranarayanan K, Tarjan D (2003) Temperature-aware microarchitecture. In: International symposium on computer architecture (ISCA-30), San Deigo, CA","DOI":"10.1145\/859618.859620"},{"key":"7_CR57","unstructured":"Smith L, Anderson RE, Roy T (2001) Chip-package resonance in core power supply structures for a high power microprocessor. In: Proceedings of the Pacific Rim\/ASME international electronic packaging technical conference and exibition"},{"key":"7_CR58","unstructured":"Spainhower L et al (1992) Design for fault tolerance in ES 9000 Model 900. In: Proceedings of fault-tolerant computing symposium"},{"key":"7_CR59","doi-asserted-by":"crossref","unstructured":"Srinivasan J, Adve S, Bose P, Rivers J (2004) The case for lifetime reliability-aware microprocessors. In: International symposium on computer architecture (ISCA), Munchen","DOI":"10.1145\/1028176.1006725"},{"key":"7_CR60","doi-asserted-by":"crossref","unstructured":"Srinivasan J, Adve SA, Bose P, Rivers J (2004) The impact of technology scaling on lifetime reliability. In: International conference on dependable systems and networks (DSN), Florence","DOI":"10.1109\/DSN.2004.1311888"},{"key":"7_CR61","doi-asserted-by":"crossref","unstructured":"Srinivasan J, Adve S, Bose P, Rivers J (2005) Exploiting structural duplication for lifetime reliability. In: International symposium on computer architecture (ISCA), Madison, WI","DOI":"10.1145\/1080695.1070013"},{"key":"7_CR62","doi-asserted-by":"crossref","unstructured":"Srinivasan J, Adve S, Bose P, Rivers J (2005) Lifetime reliability: toward an architectural solution. In: IEEE Micro","DOI":"10.1109\/MM.2005.54"},{"key":"7_CR63","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1147\/rd.462.0265","volume":"46","author":"JH Stathis","year":"2002","unstructured":"Stathis JH (2002) Reliability limits for the gate insulator in cmos technology. IBM J Res Technol 46:265\u2013286","journal-title":"IBM J Res Technol"},{"issue":"2-4","key":"7_CR64","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1016\/j.microrel.2005.08.001","volume":"46","author":"JH Stathis","year":"2006","unstructured":"Stathis JH, Zafar S (2006) The negative bias temperature instability in mos devices: a review. Microelectron Reliab 46(2\u20134):270\u2013286","journal-title":"Microelectron reliab"},{"key":"7_CR65","doi-asserted-by":"crossref","unstructured":"Teodorescu R, Nakano J, Tiwari A, Torrellas J (2007) Mitigating parameter variation with dynamic fine-grain body biasing. In: MICRO, Chicago, IL","DOI":"10.1109\/MICRO.2007.43"},{"issue":"11","key":"7_CR66","doi-asserted-by":"crossref","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J Tschanz","year":"2002","unstructured":"Tschanz J, Kao J, Narendra S (2002) Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. J Solid-State Circuits 37(11):1396\u20131402","journal-title":"J Solid-State Circuits"},{"key":"7_CR67","doi-asserted-by":"crossref","unstructured":"Tschanz J, Kim NS, Dighe S, Howard J, Ruhl G, Vangal S, Narendra S, Hoskote Y, Wilson H, Lam C, Shuman M, Tokunaga C, Somasekhar D, Tang S, Finan D, Karnik T, Borkar N, Kurd N, De V (2007) Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging. In: ISSCC 2007","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"7_CR68","doi-asserted-by":"crossref","unstructured":"Wu E et al (2002) Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate dioxides, pp 1787\u20131798","DOI":"10.1016\/S0038-1101(02)00151-X"},{"key":"7_CR69","unstructured":"ISSCC 2010 Trends Report: http:\/\/isscc.org\/doc\/2010\/ISSCC2010_TechTrends.pdf"},{"issue":"10","key":"7_CR70","doi-asserted-by":"crossref","first-page":"103709","DOI":"10.1063\/1.1889226","volume":"97","author":"S Zafar","year":"2005","unstructured":"Zafar S (2005) Statistical mechanics based model fo negative bias temperature instability (nbti) in mosfets. J Appl Phys 97(10):103709","journal-title":"J Appl Phys"},{"issue":"1","key":"7_CR71","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/TDMR.2005.845880","volume":"5","author":"S Zafar","year":"2005","unstructured":"Zafar S et al (2005) Threshold voltage instabilities in high-k gate dielectric stacks. IEEE Trans Dev Mater Reliab 5(1):45\u201364","journal-title":"IEEE Trans Dev Mater Reliab"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T00:18:27Z","timestamp":1676074707000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":71,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_7","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}