{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T14:58:37Z","timestamp":1743087517006,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":66,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781441974174"},{"type":"electronic","value":"9781441974181"}],"license":[{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T00:00:00Z","timestamp":1287964800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7418-1_8","type":"book-chapter","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T20:40:44Z","timestamp":1289335244000},"page":"249-292","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Low-Power and Variation-Tolerant Application-Specific System Design"],"prefix":"10.1007","author":[{"given":"Georgios","family":"Karakonstantis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,10,25]]},"reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"4906","DOI":"10.1109\/TSP.2009.2026078","volume":"57","author":"RA Abdallah","year":"2009","unstructured":"Abdallah RA, Shanbhag NR (Dec 2009) Error-resilient low-power viterbi decoder architectures. IEEE Trans Sig Process 57:4906\u20134917","journal-title":"IEEE Trans Sig Process"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Austin T, Bertacco V, Blaauw D, Mudge T (2005) Opportunities and challenges for better than worst case design. In: IEEE Asia South Pacific design automation conference, Shanghai, 2\u20137","DOI":"10.1145\/1120725.1120878"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Bahar RI, Mundy J, Chen J (2003) A probabilistic-based design methodology for nanoscale computation. In: IEEE\/ACM international conference on computer aided-design, San Jose, CA, 480\u2013486","DOI":"10.1109\/ICCAD.2003.159727"},{"issue":"8","key":"8_CR4","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TCAD.2009.2022197","volume":"28","author":"N Banerjee","year":"2009","unstructured":"Banerjee N, Karakonstantis G, Choi JH, C Chacrabarti, Roy K (Aug 2009) Design methodology for low power dissipation and parametric robustness through output quality modulation: application to color interpolation filtering. IEEE Trans Comput-Aided Des Integr Circuit Syst 28(8):1127\u20131137","journal-title":"IEEE Trans Comput-Aided Des Integr Circuit Syst"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Bansal N, Lahiri K, Raghunathan A, Chakradhar ST, (Jan 2005) Power monitors: a framework for system level power estimation using heterogeneous power models. In: IEEE international conference on VLSI design, Kolkata, 579\u2013585","DOI":"10.1109\/ICVD.2005.138"},{"key":"8_CR6","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"A Bhavnagarwala","year":"2001","unstructured":"Bhavnagarwala A, Tang X, Meindl JD (Apr 2001) The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J Solid-State Circuits 36(4):658\u2013665","journal-title":"IEEE J Solid-State Circuits"},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar S (Nov 2005) Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25:10\u201316","journal-title":"IEEE Micro"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (Jun 2003) Parameter variations and impact on circuits and microarchitecture. In: IEEE design automation conference, Anaheim, CA, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Bowman KA, Tschanz J, Kim NS, Lee J, Wilkerson C, Lu S-L, Karnik T, De V (2008) Energy-efficient and metastability-immune timing-error detection and recovery circuits for dynamic variation tolerance. In: IEEE international conference on integrated circuit design and technology, San Francisco, CA, pp 155\u2013158","DOI":"10.1109\/ICICDT.2008.4567268"},{"issue":"2","key":"8_CR10","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"KA Bowman","year":"2002","unstructured":"Bowman KA, Duvall SG, Meindl JD (Feb 2002) Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale Integration. IEEE J Solid-State Circuits 37(2):183\u2013190","journal-title":"IEEE J Solid-State Circuits"},{"key":"8_CR11","doi-asserted-by":"publisher","first-page":"402","DOI":"10.1016\/S0019-9958(67)90630-4","volume":"11","author":"MA Breuer","year":"1967","unstructured":"Breuer MA (Oct 1967) Adaptive computers. J Inf Control 11:402\u2013422","journal-title":"J Inf Control"},{"key":"8_CR12","unstructured":"Breuer MA (2005) Multi-media Applications and Imprecise Computation. In: IEEE digital system design conference, Lille"},{"issue":"9","key":"8_CR13","doi-asserted-by":"crossref","first-page":"1220","DOI":"10.1109\/TVLSI.2009.2019803","volume":"17","author":"S Chandra","year":"2009","unstructured":"Chandra S, Lahiri K, Raghunathan A, Dey S (2009) Variation tolerant dynamic power management at the system level. IEEE Trans VLSI Syst 17(9):1220\u20131232","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Chandrakasan A, Broadersen RW (1998) Low power CMOS design.Wiley-IEEE","DOI":"10.1109\/9780470545058"},{"key":"8_CR15","unstructured":"Chang H, Sapatnekar SS (Nov 2003) Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In: IEEE international conferenc on computer aided design, San Jose, CA, pp 621\u2013625"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"J I.Chang, Mohapatra D, Roy K (2009) A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.In: IEEE design automation conference, San Jose, CA, pp 670\u2013675","DOI":"10.1145\/1629911.1630087"},{"key":"8_CR17","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1109\/TVLSI.2003.817120","volume":"11","author":"T Chen","year":"2003","unstructured":"Chen T, Naffziger S (Oct 2003) Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation. IEEE Trans VLSI Syst 11:888\u2013899","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Chippa VK, Mohapatra D, Raghunathan A, Roy K, Chakradhar ST (2010) Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency. In: IEEE design automation conference, Anaheim, CA","DOI":"10.1145\/1837274.1837411"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Cho JH, Schlessman J, Wolf W, Mukhopadhyay S (2009) Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications.In: IEEE Asia South Pacific design automation conference, Yokohama","DOI":"10.1109\/ASPDAC.2009.4796582"},{"key":"8_CR20","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1109\/TCAD.2008.2009135","volume":"28","author":"JH Choi","year":"2009","unstructured":"Choi JH, Banerjee N, Roy K (2009) Variation-aware low-power synthesis methodology for fixed-point FIR filters. IEEE Trans CAD Integr Circ Syst 28:87\u201397","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"key":"8_CR21","unstructured":"Chong E, Zak SH (2008) An introduction to optimization, 2nd edn Wiley-Interscience, New York, NY"},{"issue":"9","key":"8_CR22","first-page":"122","volume":"14","author":"HQ Dao","year":"2006","unstructured":"Dao HQ, Zeydel BR, Oklobdzija VG (2006) Energy optimization of pipelined digital systems using circuit sizing and supply scaling. IEEE Trans VLSI Syst 14(9):122\u2013134","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"De Man H (2005) Ambient intelligence: gigascale dreams and nanoscale realities. In: IEEE international solid-state circuits conference, San Francisco, CA, pp 29\u201335","DOI":"10.1109\/ISSCC.2005.1493857"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Ernst D, Kim NS, Das S, Pant S, Rao R, Pham T, Ziesler C, Blaauw D, Austin T, Flautner K, Mudge T (Nov 2004) Razor: circuit-level correction of timing errors for low-power operation. IEEE Microw, 10\u201320","DOI":"10.1109\/MM.2004.85"},{"issue":"4","key":"8_CR25","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/1391962.1391967","volume":"13","author":"S Garg","year":"2008","unstructured":"Garg S, Marculescu D (Sep 2008) System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs.ACM Trans Des Autom Electron Syst 13(4):59\u201384","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"George J, Marr B, Akgul BES, Palem K (2006) Probabilistic arithmetic and energy efficient embedded signal processing. In: Proceedings of the IEEE\/ACM international conference on compilers, architecture, and synthesis for embedded systems, Seoul, pp 158\u2013168","DOI":"10.1145\/1176760.1176781"},{"key":"8_CR27","doi-asserted-by":"publisher","first-page":"1947","DOI":"10.1109\/TCAD.2007.896305","volume":"26","author":"S Ghosh","year":"2007","unstructured":"Ghosh S, Bhunia S, Roy K (Nov 2007) CRISTA: a new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation. IEEE Trans Comput Aided Des Integr Circ Syst 26:1947\u20131956","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8_CR28","doi-asserted-by":"publisher","first-page":"813","DOI":"10.1109\/92.974895","volume":"9","author":"R Hegde","year":"2001","unstructured":"Hegde R, Shanbhag NR (Dec 2001) Soft digital signal processing. IEEE Trans VLSI Syst 9:813\u2013823","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Hughes CJ, Srinivasan J, Adve SV (Dec 2001) Saving energy with architectural and frequency adaptations for multimedia applications. IEEE Micro, Austin, TX, 250\u2013261","DOI":"10.1109\/MICRO.2001.991123"},{"key":"8_CR30","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/public.itrs.net\/reports.html"},{"key":"8_CR31","doi-asserted-by":"crossref","unstructured":"Jung H, Pedram M (2008) Resilient dynamic power management under uncertainty, In: IEEE\/ACM design automation and test in Europe","DOI":"10.1145\/1403375.1403430"},{"key":"8_CR32","doi-asserted-by":"crossref","unstructured":"Karakonstantis G, Mohapatra D, Roy K (2009) System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning. In: IEEE workshop on signal processing systems, Tampere, Finland","DOI":"10.1109\/SIPS.2009.5336238"},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"Karakonstantis G, Panagopoulos G, Roy K (2010) HERQULES:\u2009system level cross-layer\u2009design exploration for efficient energy-quality trade-offs. In: IEEE international symposium on low power electronics and design, Austin, TX","DOI":"10.1145\/1840845.1840871"},{"key":"8_CR34","first-page":"1","volume":"99","author":"G Karakonstantis","year":"2009","unstructured":"Karakonstantis G, Banerjee N, Roy K (Nov 2009) Process-variation resilient & voltage scalable DCT architecture for robust low-power computing. IEEE Trans VLSI Syst 99:1\u201311","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR35","doi-asserted-by":"publisher","first-page":"646","DOI":"10.1109\/TVLSI.2006.878226","volume":"14","author":"CH Kim","year":"2006","unstructured":"Kim CH, Roy K, Hsu S, Krishnamurthy R, Borkar S (Jun 2006) A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits. IEEE Trans VLSI Syst 14:646\u2013649","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR36","doi-asserted-by":"crossref","unstructured":"Koren I, Krishna CM (2007) Fault-tolerant systems. Morgan Kaufmann, San Francisco, CA","DOI":"10.1016\/B978-012088525-1\/50007-9"},{"key":"8_CR37","doi-asserted-by":"crossref","unstructured":"Kumar A, Rabaey JM, Ramchandran K (2009) SRAM supply voltage scaling: a reliability perspective. In: IEEE International Symposium on Quality Electronic Design, Sauta Clara, CA, pp 782\u2013787","DOI":"10.1109\/ISQED.2009.4810392"},{"key":"8_CR38","doi-asserted-by":"crossref","first-page":"852","DOI":"10.1109\/TVLSI.2009.2016665","volume":"18","author":"FJ Kurdahi","year":"2010","unstructured":"Kurdahi FJ, Eltawil A, Yi K, Cheng S, Khajeh A (2010) Low-power multimedia system design by aggressive voltage scaling. IEEE Trans VLSI Syst 18:852\u2013856","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR39","doi-asserted-by":"crossref","unstructured":"Leem L, Cho H, Bau J, Jacobson Q, Mitra S (Mar 2010) ERSA: error-resilient system architecture for probabilistic applications. In: IEEE\/ACM design automation and test in Europe, Dresden, 1560\u20131565","DOI":"10.1109\/DATE.2010.5457059"},{"key":"8_CR40","doi-asserted-by":"crossref","unstructured":"Marcovic D, Stojanovi\u0107 V\u2009 Nikoli\u0107 B,\u2009 Horowitz MA,\u2009 Brodersen RW (2004) Methods for true energy-performance optimization. IEEE J Solid-State Circuits 1282\u20131293","DOI":"10.1109\/JSSC.2004.831796"},{"key":"8_CR41","doi-asserted-by":"crossref","unstructured":"Mohapatra D, Karakonstantis G, Roy K (2009) Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator. In: IEEE International Symposium on Low Power Electronics and Design, San Francisco, CA, pp 195\u2013200","DOI":"10.1145\/1594233.1594282"},{"key":"8_CR42","unstructured":"Mukhopadhyay S, Kang K, Mahmoodi H, Roy K (Nov. 2005) Reliable and self-repairing SRAM in nano-scale technologies using leakage and delay monitoring. In: IEEE international test conference, Austin, TX, pp 1135\u20131144"},{"key":"8_CR43","doi-asserted-by":"crossref","unstructured":"Narayanan S, Sartori J, Kumar R, Jones DL (Mar 2010) Scalable stochastic processors. In: IEEE\/ACM design automation and test in Europe","DOI":"10.1109\/DATE.2010.5457181"},{"key":"8_CR44","doi-asserted-by":"crossref","unstructured":"Palem KV (2003) Energy aware algorithm design via probabilistic computing: from algorithms and models to Moore\u2019s law and novel (semiconductor) devices. In: ACM proceedings of international conference on compilers, Architecture and Synthesis for Embedded Systems, Grenoble, pp 113\u2013116","DOI":"10.1145\/951710.951712"},{"key":"8_CR45","doi-asserted-by":"crossref","unstructured":"Palem KV (2005) Energy aware computing through probabilistic switching: a study of limits. IEEE Trans Comput, 1123\u20131137","DOI":"10.1109\/TC.2005.145"},{"key":"8_CR46","doi-asserted-by":"crossref","unstructured":"Palem KV, Chakrapani LN, Kedem ZM, Avinash L, Muntimadugu KK (2009) Sustaining moore\u2019s law in embedded computing through probabilistic and approximate design: retrospects and prospects. In: ACM proceedings of international conference on compilers, architecture and synthesis for embedded systems, Grenoble, pp 1\u201310","DOI":"10.1145\/1629395.1629397"},{"key":"8_CR47","doi-asserted-by":"crossref","unstructured":"Pedram M, Rabaey JM (2002) Power aware design methodologies. Springer, Boston, MA","DOI":"10.1007\/b101914"},{"key":"8_CR48","doi-asserted-by":"crossref","unstructured":"Rabaey (2009) Low power design essentials. Springer, New York, NY","DOI":"10.1007\/978-0-387-71713-5"},{"issue":"4","key":"8_CR49","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/TVLSI.2007.895245","volume":"15","author":"TS Rosing","year":"2007","unstructured":"Rosing TS, Mihic K, De Micheli G (2007) Power and reliability management of SOCs. IEEE Trans VLSI Syst 15(4):391\u2013401","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR50","unstructured":"Roy K, Prasad S (2000) Low-power CMOS VLSI circuit design. Wiley"},{"issue":"2","key":"8_CR51","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T Sakurai","year":"1990","unstructured":"Sakurai T, Newton AR (1990) Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid-State Circuits 25(2):584\u2013594","journal-title":"IEEE J Solid-State Circuits"},{"key":"8_CR52","doi-asserted-by":"crossref","unstructured":"Shanbbhag NR, Mitra S, De Veciana G, Orshansky M, Marculescu R, Roychowdhury J, Jones D, Rabaey JM (2008) The search for alternative computational paradigms. In: IEEE Design and Test of Computers 25(4):334\u2013343","DOI":"10.1109\/MDT.2008.113"},{"key":"8_CR53","unstructured":"Shearer F (2010) Power management in mobile devices. Elsevier"},{"issue":"5","key":"8_CR54","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/TVLSI.2004.826201","volume":"12","author":"B Shim","year":"2004","unstructured":"Shim B, Sridhara SR (2004) Reliable low-power digital signal processing via reduced precision redundancy. IEEE Trans VLSI Syst 12(5):497\u2013510","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR55","unstructured":"Shrivastava A, Sylvester D, Blaauw D (2005) Statistical Analysis and Optimization for VLSI: Timing and Power. Springer"},{"issue":"2","key":"8_CR56","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/92.994990","volume":"10","author":"A Sinha","year":"2002","unstructured":"Sinha A, Wang A, Chandrakasan A (2002) Energy scalable system design. IEEE Trans VLSI Syst 10(2):135\u2013145","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR57","doi-asserted-by":"crossref","unstructured":"Srivastava A. Sylvester D. (Nov 2004) A general framework for probabilistic low-power design space exploration considering process variation. In: IEEE international conference of computer aided design, San Jose, CA, pp 808\u2013813","DOI":"10.1109\/ICCAD.2004.1382686"},{"key":"8_CR58","doi-asserted-by":"crossref","unstructured":"Tschanz J, Bowman K, De V (2005) Variation-tolerant circuits: circuit solutions and techniques. In: IEEE design automation conference, anaheim, CA, pp 762\u2013763","DOI":"10.1145\/1065579.1065780"},{"key":"8_CR59","doi-asserted-by":"publisher","first-page":"1399","DOI":"10.1109\/TVLSI.2008.2000675","volume":"16","author":"G Varatkar","year":"2008","unstructured":"Varatkar G, Shanbhag NR (Oct 2008) Error-resilient motion estimation architecture. IEEE Trans VLSI Syst 16:1399\u20131412","journal-title":"IEEE Trans VLSI Syst"},{"key":"8_CR60","doi-asserted-by":"crossref","unstructured":"Varatkar GV, Narayanan S, Shanbhag NR, Jones DL (2008) Variation tolerant, low-power PN-code acquisition using stochastic sensor NOC. In: IEEE ISCAS, Seattle, WA","DOI":"10.1109\/ISCAS.2008.4541434"},{"key":"8_CR61","doi-asserted-by":"crossref","unstructured":"von Neumann J (1956) Probabilistic logic and synthesis of reliable organisms form unreliable components. Automata Studies, pp 43\u201398","DOI":"10.1515\/9781400882618-003"},{"key":"8_CR62","doi-asserted-by":"publisher","first-page":"575","DOI":"10.1109\/TSP.2002.806989","volume":"51","author":"L Wang","year":"2003","unstructured":"Wang L, Shanbhag NR (Feb 2003) Low-power filtering via adaptive error cancellation. IEEE Trans Sig Process 51:575\u2013583","journal-title":"IEEE Trans Sig Process"},{"key":"8_CR63","unstructured":"Wang L, Nicopoulos C, Wu X, Xie Y, Vijaykrishnan N (2007) Variation-aware task allocation and scheduling for MPSoC. In: IEEE international conference on computer aided design"},{"key":"8_CR64","unstructured":"Yeo K-S, Roy K (2005) Low Voltage, Low Power VLSI subsystems. McGraw Hill"},{"key":"8_CR65","doi-asserted-by":"crossref","unstructured":"Yuan W, Nahrstedt K (Oct 2003) Energy-efficient soft real-time CPU scheduling for mobile multimedia systems. In: Proceedings of ACM symposium on operating systems principles","DOI":"10.1145\/945445.945460"},{"key":"8_CR66","doi-asserted-by":"crossref","unstructured":"Zyuban V, Strenski P (2002) Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels. In: IEEE international symposium on low power electronics and design","DOI":"10.1109\/LPE.2002.146731"}],"container-title":["Low-Power Variation-Tolerant Design in Nanometer Silicon"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7418-1_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:28:30Z","timestamp":1740680910000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4419-7418-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10,25]]},"ISBN":["9781441974174","9781441974181"],"references-count":66,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7418-1_8","relation":{},"subject":[],"published":{"date-parts":[[2010,10,25]]},"assertion":[{"value":"25 October 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}