{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:56:02Z","timestamp":1725569762424},"publisher-location":"New York, NY","reference-count":17,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781441976178"},{"type":"electronic","value":"9781441976185"}],"license":[{"start":{"date-parts":[[2010,11,6]],"date-time":"2010-11-06T00:00:00Z","timestamp":1289001600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7618-5_2","type":"book-chapter","created":{"date-parts":[[2010,11,5]],"date-time":"2010-11-05T11:52:13Z","timestamp":1288957933000},"page":"27-44","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["The Promises and Limitations of 3-D Integration"],"prefix":"10.1007","author":[{"given":"Axel","family":"Jantsch","sequence":"first","affiliation":[]},{"given":"Matthew","family":"Grange","sequence":"additional","affiliation":[]},{"given":"Dinesh","family":"Pamunuwa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,11,6]]},"reference":[{"key":"2_CR1","unstructured":"T. Claasen. High speed: Not the only way to exploit the intrinsic computational power of silicon. Proceedings of the International Solid State Circuits Conference (ISSCC), 1999."},{"key":"2_CR2","unstructured":"Tilera Corporation. Tilera Home Page. \nhttp:\/\/www.tilera.com\n\n."},{"issue":"6","key":"2_CR3","doi-asserted-by":"publisher","first-page":"775","DOI":"10.1109\/12.53599","volume":"39","author":"W.J. Dally","year":"1990","unstructured":"W.J. Dally. Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computers, 39(6):775\u2013785, 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"A.Y. Weldezion, M. Grange, D. Pamunuwa, Z. Lu, A. Jantsch, R. Weerasekera and H. Tenhunen. Scalability of network-on-chip communication architecture for 3-D meshes. Proceedings of the International Symposium on Networks-on-Chip, 2009.","DOI":"10.1109\/NOCS.2009.5071459"},{"issue":"10","key":"2_CR5","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"V.F. Pavlidis","year":"2007","unstructured":"V.F. Pavlidis and E.G. Friedman. 3-D topologies for networks-on-chip. IEEE Transactions on Very Large Scale Integration Systems, 15(10):1081, 2007.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"8","key":"2_CR6","doi-asserted-by":"publisher","first-page":"1237","DOI":"10.1109\/TCAD.2009.2021734","volume":"28","author":"R. Weerasekera","year":"2009","unstructured":"R. Weerasekera, D. Pamunuwa, L.-R. Zheng and H. Tenhunen. Two-dimensional and three-dimensional integration of heterogeneous electronic systems under cost, performance and technological constraints. IEEE Transactions on Computer-Aided Design, 28(8):1237\u20131250, 2009.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"1","key":"2_CR7","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"Brett Stanley Feero","year":"2009","unstructured":"B. Feero and P.P. Pande. Networks on chip in a three dimensional environment: A performance evaluation. IEEE Transactions on Computers, 58(1), 2009.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"2_CR8","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1145\/1150019.1136497","volume":"34","author":"F. Li","year":"2006","unstructured":"F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan and M. Kandemir. Design and management of 3 D chip multiprocessors using network-in-memory. ACM SIGARCH Computer Architecture News, 34(2):130\u2013141, 2006.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"G. Loh. 3D-stacked memory architectures for multi-core processors. Proceedings for the 35th ACM\/IEEE International Symposium on Computer Architecture (ISCA), 2008.","DOI":"10.1109\/ISCA.2008.15"},{"key":"2_CR10","unstructured":"S. Lai and T. Lowrey. OUM\u2014A 180\u00a0nm nonvolatile memory cell element technology for stand alone and embedded applications. Proceedings of the International Electronics Device Meeting, 2001."},{"key":"2_CR11","unstructured":"J. Janzen. The micron system-power calculator. Micron web site, 2009. \nhttp:\/\/www.micron.com\/support\/dram\/power_calc.html"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney and J. Zook. TILE64TM Processor: A 64-Core SoC with mesh interconnect. Proceedings of the International Solid State Circuits Conference, 2008.","DOI":"10.1109\/ISSCC.2008.4523070"},{"issue":"4","key":"2_CR13","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"R. Ho, K.W. Mai and M.A. Horowitz. The future of wires. Proceedings of the IEEE, 89(4):490\u2013504, 2001.","journal-title":"Proceedings of the IEEE"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"R. Weerasekera, M. Grange, D. Pamunuwa, H. Tenhunen and L.-R. Zheng. Compact modelling of through-silicon vias (TSVs) in three-dimensional (3-D) integrated circuits. Proceedings IEEE International Conference on 3D System Integration (3D IC), 2009.","DOI":"10.1109\/3DIC.2009.5306541"},{"key":"2_CR15","unstructured":"S. Perri, P. Corsonello and G. Staino. A low-power sub-nanosecond standard-cells based adder. Proceedings of the 2003 10th IEEE International Conference on Electronics, Circuits and Systems, 2003."},{"issue":"1","key":"2_CR16","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1145\/984458.984486","volume":"2","author":"W.J. Dally","year":"2004","unstructured":"W.J. Dally, U.J. Kapasi, B. Khailany, J.H. Ahn and A. Das. Stream processors: progammability and efficiency. Queue, 2(1):52\u201362, 2004.","journal-title":"Queue"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"U. Nawathe, M. Hassan, K. Yen, L. Warriner, B. Upputuri, D. Greenhill, A. Kumar and H. Park. An 8-Core 64-Thread 64b Power-Efficient SPARC SoC. Proceedings of the Inetrnational Solid State Circuits Conference, 2007.","DOI":"10.1109\/ISSCC.2007.373611"}],"container-title":["Integrated Circuits and Systems","3D Integration for NoC-based SoC Architectures"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7618-5_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T03:03:47Z","timestamp":1578539027000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-7618-5_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,6]]},"ISBN":["9781441976178","9781441976185"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7618-5_2","relation":{},"ISSN":["1558-9412","1558-9420"],"issn-type":[{"type":"print","value":"1558-9412"},{"type":"electronic","value":"1558-9420"}],"subject":[],"published":{"date-parts":[[2010,11,6]]},"assertion":[{"value":"6 November 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}