{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:55:59Z","timestamp":1725569759713},"publisher-location":"New York, NY","reference-count":23,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781441976178"},{"type":"electronic","value":"9781441976185"}],"license":[{"start":{"date-parts":[[2010,11,6]],"date-time":"2010-11-06T00:00:00Z","timestamp":1289001600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-1-4419-7618-5_7","type":"book-chapter","created":{"date-parts":[[2010,11,5]],"date-time":"2010-11-05T11:52:13Z","timestamp":1288957933000},"page":"149-165","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Asynchronous 3D-NoCs Making Use of Serialized Vertical Links"],"prefix":"10.1007","author":[{"given":"Abbas","family":"Sheibanyrad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fr\u00e9d\u00e9ric","family":"P\u00e9trot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,11,6]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, H. L. Gabriel, D. McCaule, P. Morrow, W. N. Donald, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. Shen, and C. Webb, \u201cDie stacking (3D) microarchitecture,\u201d in Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture: IEEE Computer Society, 2006.","DOI":"10.1109\/MICRO.2006.18"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"I. Loi, F. Angiolini, and L. Benini, \u201cDeveloping mesochronous synchronizers to enable 3D NoCs,\u201d in Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany: ACM, 2008.","DOI":"10.1109\/DATE.2008.4484872"},{"key":"7_CR3","unstructured":"D. M. Chapiro, \u201cGlobally-asynchronous locally-synchronous systems.\u201d Ph.D. Thesis: Stanford Univ., CA, Dept. of Computer Science, 1984."},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"P. Guerrier and A. Greiner, \u201cA generic architecture for on-chip packet-switched interconnections,\u201d in Proceedings of the Conference on Design, Automation and Test in Europe, Paris, France: ACM Press, 2000.","DOI":"10.1145\/343647.343776"},{"issue":"4","key":"7_CR5","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"R. Ho, K. W. Mai, and M. A. Horowitz, \u201cThe future of wires,\u201d in Proceedings of the IEEE, vol.\u00a089, pp.\u00a0490\u2013504, 2001.","journal-title":"Proceedings of the IEEE"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"A. Jantsch and H. Tenhunen, Eds. \u201cNetworks on chip,\u201d New York: Kluwer Academic Publishers, p.\u00a0303, 2003.","DOI":"10.1007\/b105353"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"I. Loi, F. Angiolini, and L. Benini, \u201cSupporting vertical links for 3d networks-on-chip: Toward an automated design and analysis flow,\u201d in International Conference on nano-networks, Catania, Italy, 2007.","DOI":"10.4108\/ICST.NANONET2007.2033"},{"key":"7_CR8","unstructured":"A. Young, \u201cPerspectives on 3D-IC technology,\u201d Presentation at the 2nd Annual Conference on 3D Architectures for Semiconductor Integration and Packaging, Tempe, AZ, USA, June 2005."},{"key":"7_CR9","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1145\/1394608.1382143","volume":"36","author":"D. Park","year":"2008","unstructured":"D. Park, S. Eachempati, R. Das, A. K. Mishra, Y. Xie, N. Vijaykrishnan, and C. R. Das, \u201cMIRA: a multi-layered on-chip interconnect router architecture,\u201d SIGARCH Computer Architecture News, vol.\u00a036, pp.\u00a0251\u2013261, 2008.","journal-title":"SIGARCH Computer Architecture News"},{"key":"7_CR10","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1145\/1150019.1136497","volume":"34","author":"F. Li","year":"2006","unstructured":"F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir, \u201cDesign and management of 3D chip multiprocessors using network-in-memory,\u201d SIGARCH Computer Architecture News, vol.\u00a034, pp.\u00a0130\u2013141, 2006.","journal-title":"SIGARCH Computer Architecture News"},{"key":"7_CR11","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"V. F. Pavlidis","year":"2007","unstructured":"V. F. Pavlidis and E. G. Friedman, \u201c3-D topologies for networks-on-chip,\u201d IEEE Transactions Very Large Scale Integration Systems, vol.\u00a015, pp.\u00a01081\u20131090, 2007.","journal-title":"IEEE Transactions Very Large Scale Integration Systems"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"A. Y. Weldezion, M. Grange, D. Pamunuwa, Z. Lu, A. Jantsch, R. Weerasekera, and H. Tenhunen, \u201cScalability of network-on-chip communication architecture for 3-D meshes,\u201d in Proceedings of the 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip: IEEE Computer Society, 2009.","DOI":"10.1109\/NOCS.2009.5071459"},{"key":"7_CR13","unstructured":"http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm\n\n."},{"issue":"5","key":"7_CR14","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1109\/5.929649","volume":"89","author":"E.G. Friedman","year":"2001","unstructured":"E. G. Friedman, \u201cClock distribution networks in synchronous digital integrated circuits,\u201d in Proceedings of the IEEE, vol. 89, issue 5, pp.\u00a0665\u2013692, 2001.","journal-title":"Proceedings of the IEEE"},{"key":"7_CR15","unstructured":"E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, \u201cAn asynchronous NOC architecture providing low latency service and its multi-level design framework,\u201d in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems: IEEE Computer Society, 2005."},{"key":"7_CR16","unstructured":"R. Ginosar, \u201cFourteen ways to fool your synchronizer,\u201d in Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems: IEEE Computer Society, 2003."},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"A. Sheibanyrad, I. Miro Panades, and A. Greiner, \u201cSystematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture,\u201d in Design, Automation and Test in Europe, Nice, France, 2007, pp.\u00a01090\u20131095.","DOI":"10.1109\/DATE.2007.364439"},{"key":"7_CR18","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/j.vlsi.2007.04.006","volume":"41","author":"A. Sheibanyrad","year":"2008","unstructured":"A. Sheibanyrad and A. Greiner, \u201cTwo efficient synchronous <--> asynchronous converters well-suited for networks-on-chip in GALS architectures,\u201d Integration, the VLSI Journal, vol.\u00a041, pp.\u00a017\u201326, 2008.","journal-title":"Integration, the VLSI Journal"},{"key":"7_CR19","unstructured":"http:\/\/www.laas.fr\/RTP21-SdF\/Documents\/03-11-05\/02-Schoellkopf.pdf\n\n."},{"key":"7_CR20","doi-asserted-by":"publisher","first-page":"572","DOI":"10.1109\/MDT.2008.167","volume":"25","author":"A. Sheibanyrad","year":"2008","unstructured":"A. Sheibanyrad, A. Greiner, and I. Miro Panades, \u201cMultisynchronous and fully asynchronous NoCs for GALS architectures,\u201d IEEE Design & Test of Computers, vol.\u00a025, pp.\u00a0572\u2013580, 2008.","journal-title":"IEEE Design & Test of Computers"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D. Alessandro, and L. Benini, \u201cSerialized asynchronous links for NoC,\u201d in Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany: ACM, 2008.","DOI":"10.1109\/DATE.2008.4484812"},{"key":"7_CR22","unstructured":"A. C. Hsieh, T. T. Hwang, M. T. Chang, M. H. Tsai, C. M. Tseng, and H. C. Li, \u201cTSV redundancy: architecture and design issues in 3D IC,\u201d Conference on Design, Automation and Test in Europe, Dresden, Germany, 2010."},{"key":"7_CR23","unstructured":"A. Sheibanyrad and F. P\u00e9trot,\u201cS\u00e9rialiseur et des\u00e9rialiseur asynchrone pour circuit int\u00e9gr\u00e9 tridimensionnel,\u201d French Patent: 09\/53637, 2009."}],"container-title":["Integrated Circuits and Systems","3D Integration for NoC-based SoC Architectures"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4419-7618-5_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T03:04:36Z","timestamp":1578539076000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4419-7618-5_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,6]]},"ISBN":["9781441976178","9781441976185"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-1-4419-7618-5_7","relation":{},"ISSN":["1558-9412","1558-9420"],"issn-type":[{"type":"print","value":"1558-9412"},{"type":"electronic","value":"1558-9420"}],"subject":[],"published":{"date-parts":[[2010,11,6]]},"assertion":[{"value":"6 November 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}