{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:06:36Z","timestamp":1725732396581},"publisher-location":"New York, NY","reference-count":32,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_17","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T16:35:53Z","timestamp":1371659753000},"page":"517-551","source":"Crossref","is-referenced-by-count":3,"title":["Multicore Systems on Chip"],"prefix":"10.1007","author":[{"given":"Luigi","family":"Carro","sequence":"first","affiliation":[]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"key":"17_CR00171","doi-asserted-by":"crossref","unstructured":"Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., Mueller, F.: Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems. In: Proc. 30th Annual Int. Symposium Computer Architecture, pp. 350\u2013361. San Diego, CA (2003)","DOI":"10.1145\/859658.859659"},{"key":"17_CR00172","doi-asserted-by":"crossref","unstructured":"Bergamaschi, R., Han, G., Buyuktosunoglu, A., Patel, H., Nair, I., Dittmann, G., Janssen, G., Dhanwada, N., Hu, Z., Bose, P., Darringer, J.: Exploring power management in multi-core systems. In: Proc. Asia and South Pacific Design Automation Conf. Seoul, Korea (2008)","DOI":"10.1109\/ASPDAC.2008.4484043"},{"issue":"5","key":"17_CR00173","doi-asserted-by":"publisher","first-page":"559","DOI":"10.1147\/rd.515.0559","volume":"51","author":"T Chen","year":"2007","unstructured":"Chen, T., Raghavan, R., Dale, J.N., Iwata, E.: Cell broadband engine architecture and its first implementation: A performance view. IBM J. Res. Dev. 51(5), 559\u2013572 (2007)","journal-title":"IBM J. Res. Dev."},{"issue":"1","key":"17_CR00174","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/99.660313","volume":"5","author":"L Dagum","year":"1998","unstructured":"Dagum, L., Menon, R.: OpenMP: An industry-standard API for shared-memory program- ming. IEEE Comput. Sci. Eng. 5(1), 46\u201355 (1998)","journal-title":"IEEE Comput. Sci. Eng."},{"key":"17_CR00175","unstructured":"Du, J.: Inside an 80-corechip: The on-chip communication and memory bandwidth solutions (2007). URL \n                  http:\/\/blogs.intel.com\/research\/2007\/07\/inside_the_terascale_many_core.php"},{"key":"17_CR00176","unstructured":"Freescale, Inc. URL \n                  http:\/\/www.freescale.com\/webapp\/sps\/site\/\n                  \n                 homepage.jsp"},{"key":"17_CR00177","doi-asserted-by":"crossref","unstructured":"Guo, J., Papanikolaou, A., Marchal, P., Catthoor, F.: Physical design implementation of segmented buses to reduce communication energy. In: Proc. Asia and South Pacific Design Automation Conference, pp. 42\u201347. Yokohama, Japan (2006)","DOI":"10.1145\/1118299.1118311"},{"key":"17_CR00178","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: Proc. IEEE Int. Workshop Workload Characterization, pp. 3\u201314. Austin, TX (2001)"},{"key":"17_CR00179","unstructured":"Intel core i7 processor SDK webinar: Q and A transcript from the 8:00 a.m. PST. URL \n                  http:\/\/software.intel.com\/sites\/webinar\/corei7-sdk\/intel-core-i7-8am.doc"},{"key":"17_CR001710","doi-asserted-by":"crossref","unstructured":"Johnson, T., Nawathe, U.: An 8-core, 64-thread, 64-bit power efficient Sparc SoC (Niagara2). In: Proc. Int. Symposium Physical Design, p. 2. Austin, TX (2007)","DOI":"10.1145\/1231996.1232000"},{"issue":"2","key":"17_CR001711","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-way multithreaded Sparc processor. IEEE Micro 25(2), 21\u201329 (2005)","journal-title":"IEEE Micro"},{"issue":"2","key":"17_CR001712","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MM.2008.31","volume":"28","author":"E Lindholm","year":"2008","unstructured":"Lindholm, E., Nickolls, J., Oberman, S., Montrym, J.: NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro 28(2), 39\u201355 (2008)","journal-title":"IEEE Micro"},{"key":"17_CR001713","doi-asserted-by":"crossref","unstructured":"Marcon, C., Borin, A., Susin, A., Carro, L., Wagner, F.: Time and energy efficient mapping of embedded applications onto NoCs. In: Proc. Asia and South Pacific-Design Automation Conference (2005)","DOI":"10.1145\/1120725.1120738"},{"key":"17_CR001714","unstructured":"Pacheco, P.S.: Parallel Programming with MPI. Morgan Kaufmann Publishers, Inc. (1996)"},{"key":"17_CR001715","unstructured":"Reifel, M., Chen, D.: Parallel digital signal processing: An emerging market. Application Note (1994). URL \n                  http:\/\/focus.ti.com\/lit\/an\/spra104\/spra104.pdf"},{"key":"17_CR001716","unstructured":"Fujitsu Microelectronics, I. New TurboSPARC Processor Sets New Performance Level For Low-End, Mid-Range Workstations"},{"key":"17_CR001717","doi-asserted-by":"crossref","unstructured":"Rutzig, M.B., Beck, A.C., Carro, L.: Dynamically adapted low power ASIPs. In: Reconfigurable Computing: Architectures, Tools and Applications, Lecture Notes In Computer Science, vol. 5453, pp. 110\u2013122. Springer-Verlag, Berlin, Germany (2009)","DOI":"10.1007\/978-3-642-00641-8_13"},{"key":"17_CR001718","doi-asserted-by":"crossref","unstructured":"Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Abrash, M., Dubey, P., Junkins, S., Lake, A., Sugerman, J., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Hanrahan, P.: Larrabee: A many-core x86 architecture for visual computing. In: ACM SIGGRAPH 2008 Papers, pp. 1\u201315. Los Angeles, CA (2008)","DOI":"10.1145\/1360612.1360617"},{"key":"17_CR001719","doi-asserted-by":"crossref","unstructured":"Shi, K., Howard, D.: Challenges in sleep transistor design and implementation in low-power designs. In: Proc. 43rd Annual Conf. Design Automation, pp. 113\u2013116 (2006)","DOI":"10.1145\/1146909.1146943"},{"key":"17_CR001720","unstructured":"Song, Y., Kalogeropulos, S., Tirumalai, P.: Design and implementation of a compiler framework for helper threading on multi-core processors. In: Proceedings of the 14th international Conference on Parallel Architectures and Compilation Techniques, pp. 99\u2013109 (2005)"},{"key":"17_CR001721","unstructured":"IDC Analyze the Future. Available at \n                  http:\/\/www.idc.com\/getdoc.jsp?containerId=prUS23297412"},{"key":"17_CR001722","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., Borkar, N.: An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In: Digest of Technical Papers IEEE Int. Solid-State Circuits Conf., pp. 98\u2013589 (2007)","DOI":"10.1109\/ISSCC.2007.373606"},{"issue":"4","key":"17_CR001723","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1145\/106973.106991","volume":"26","author":"DW Wall","year":"1991","unstructured":"Wall, D.W.: Limits of instruction-level parallelism. SIGPLAN Not. 26(4), 176\u2013188 (1991)","journal-title":"SIGPLAN Not."},{"issue":"12","key":"17_CR001724","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/MC.2008.494","volume":"41","author":"DH Woo","year":"2008","unstructured":"Woo, D.H., Lee, H.H.: Extending Amdahl\u2019s law for energy-efficient computing in the many-core era. Computer 41(12), 24\u201331 (2008)","journal-title":"Computer"},{"key":"17_CR001725","unstructured":"Diefendorff, K. Hal Makes Sparcs Fly. [S.l.]. 1999"},{"key":"17_CR001726","unstructured":"Intel. Inside an 80-core chip: The on-chip communication and memory bandwidth solution, 2007. Available at: \n                  http:\/\/blogs.intel.com\/research\/2007\/07\/inside_the_terascale_many_core.php"},{"key":"17_CR001727","unstructured":"Zhao, G., Kwan, H.K., Lei, C.U., Wong, N.: Processor frequency assignment in three-dimensional MPSoCs under thermal constraints by polynomial programming. In: Proc. IEEE Asia Pacific Conf. Circuits Syst., pp. 1668\u20131671 (2008)"},{"key":"17_CR001728","unstructured":"OMAP 5430 white paper. Available at \n                  http:\/\/www.ti.com\/lit\/an\/swpt048\/swpt048.pdf"},{"key":"17_CR001729","unstructured":"Exynos 3 Single platform. Available at \n                  http:\/\/www.samsung.com\/global\/business\/semiconductor\/minisite\/Exynos\/products3110.html"},{"key":"17_CR001730","unstructured":"Exynos 4 Dual platform. Available at \n                  http:\/\/www.samsung.com\/global\/business\/semiconductor\/minisite\/Exynos\/products4210.html"},{"key":"17_CR001731","unstructured":"NVIDIA white paper. Available at \n                  http:\/\/www.nvidia.com\/content\/PDF\/tegra_white_papers\/tegra-whitepaper-0911b.pdf"},{"key":"17_CR001732","unstructured":"Intel Corp. White paper. Available at \n                  http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/intel-microarchitecture-white-paper.pdf"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T08:50:08Z","timestamp":1557823808000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_17","relation":{},"subject":[],"published":{"date-parts":[[2013]]}}}