{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T18:36:53Z","timestamp":1742927813942,"version":"3.40.3"},"publisher-location":"New York, NY","reference-count":77,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_18","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T16:35:53Z","timestamp":1371659753000},"page":"553-592","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["Coarse-Grained Reconfigurable Array Architectures"],"prefix":"10.1007","author":[{"given":"Bjorn","family":"De Sutter","sequence":"first","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Andy","family":"Lambrechts","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"issue":"4","key":"18_CR1","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1016\/0141-9331(92)90021-K","volume":"16","author":"A. Abnous","year":"1992","unstructured":"Abnous, A., Christensen, C., Gray, J., Lenell, J., Naylor, A., Bagherzadeh, N.: Design and implementation of the \u201cTiny RISC\u201d microprocessor. Microprocessors & Microsystems 16(4), 187\u2013193 (1992)","journal-title":"Microprocessors & Microsystems"},{"key":"18_CR2","unstructured":"Ahn, M., Yoon, J.W., Paek, Y., Kim, Y., Kiemb, M., Choi, K.: A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. In: DATE \u201906: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0363\u2013368 (2006)"},{"issue":"6","key":"18_CR3","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TVLSI.2010.2044667","volume":"19","author":"G. Ansaloni","year":"2011","unstructured":"Ansaloni, G., Bonzini, P., Pozzi, L.: EGRA: A coarse grained reconfigurable architectural template. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(6), 1062\u20131074 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"18_CR4","unstructured":"Barua, R.: Maps: A compiler-managed memory system for software-exposed architectures. Ph.D. thesis, Massachusetss Institute of Technology (2000)"},{"issue":"4","key":"18_CR5","doi-asserted-by":"publisher","first-page":"290","DOI":"10.1016\/j.micpro.2009.02.008","volume":"33","author":"M. Berekovic","year":"2009","unstructured":"Berekovic, M., Kanstein, A., Mei, B., De\u00a0Sutter, B.: Mapping of nomadic multimedia applications on the ADRES reconfigurable array processor. Microprocessors & Microsystems 33(4), 290\u2013294 (2009)","journal-title":"Microprocessors & Microsystems"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"van Berkel, k., Heinle F. amd\u00a0Meuwissen, P., Moerman, K., Weiss, M.: Vector processing as an enabler for software-defined radio in handheld devices. EURASIP Journal on Applied Signal Processing 2005(16), 2613\u20132625 (2005). DOI\u00a010.1155\/ASP.2005.2613","DOI":"10.1155\/ASP.2005.2613"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J., Marguardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers (1999)","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Bondalapati, K.: Parallelizing DSP nested loops on reconfigurable architectures using data context switching. In: DAC \u201901: Proceedings of the 38th annual Design Automation Conference, pp.\u00a0273\u2013276 (2001)","DOI":"10.1145\/378239.378483"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Bougard, B., De\u00a0Sutter, B., Rabou, S., Novo, D., Allam, O., Dupont, S., Van\u00a0der Perre, L.: A coarse-grained array based baseband processor for 100Mbps+ software defined radio. In: DATE \u201908: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0716\u2013721 (2008)","DOI":"10.1145\/1403375.1403549"},{"issue":"4","key":"18_CR10","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MM.2008.49","volume":"28","author":"B. Bougard","year":"2008","unstructured":"Bougard, B., De Sutter, B., Verkest, D., Van der Perre, L., Lauwereins, R.: A coarse-grained array accelerator for software-defined radio baseband processing. IEEE Micro 28(4), 41\u201350 (2008). DOI\u00a0http: \/\/doi.ieeecomputersociety.org\/10.1109\/MM.2008.49","journal-title":"IEEE Micro"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Bouwens, F., Berekovic, M., Gaydadjiev, G., De\u00a0Sutter, B.: Architecture enhancements for the ADRES coarse-grained reconfigurable array. In: HiPEAC \u201908: Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers, pp.\u00a066\u201381 (2008)","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"18_CR12","unstructured":"Burns, G., Gruijters, P.: Flexibility tradeoffs in SoC design for low-cost SDR. Proceedings of SDR Forum Technical Conference (2003)"},{"key":"18_CR13","unstructured":"Burns, G., Gruijters, P., Huiskens, J., van Wel, A.: Reconfigurable accelerators enabling efficient SDR for low cost consumer devices. Proceedings of SDR Forum Technical Conference (2003)"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Cardoso, J.M.P., Weinhardt, M.: XPP-VC: A C compiler with temporal partitioning for the PACT-XPP architecture. In: FPL \u201902: Proceedings of the 12th International Conference on Field-Programmable Logic and Applications, pp.\u00a0864\u2013874 (2002)","DOI":"10.1007\/3-540-46117-5_89"},{"key":"18_CR15","volume-title":"Architectural exploration of the H.264\/AVC decoder onto a coarse-grain reconfigurable architecture","author":"T. Cervero","year":"2008","unstructured":"Cervero, T., Kanstein, A., L\u00f3pez, S., De Sutter, B., Sarmiento, R., Mignolet, J.Y.: Architectural exploration of the H.264\/AVC decoder onto a coarse-grain reconfigurable architecture. In: Proceedings of the International Conference on Design of Circuits and Integrated Systems (2008)"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Coons, K.E., Chen, X., Burger, D., McKinley, K.S., Kushwaha, S.K.: A spatial path scheduling algorithm for EDGE architectures. In: ASPLOS \u201906: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pp.\u00a0129\u2013148 (2006)","DOI":"10.1145\/1168857.1168875"},{"key":"18_CR17","unstructured":"Corporaal, H.: Microprocessor Architectures from VLIW to TTA. John Wiley (1998)"},{"key":"18_CR18","volume-title":"Architecture design of reconfigurable pipelined datapaths","author":"D. Cronquist","year":"1999","unstructured":"Cronquist, D., Franklin, P., Fisher, C., Figueroa, M., Ebeling, C.: Architecture design of reconfigurable pipelined datapaths. In: Proceedings of the Twentieth Anniversary Conference on Advanced Research in VLSI (1999)"},{"issue":"2","key":"18_CR19","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1007\/s11265-009-0412-x","volume":"61","author":"B. De Sutter","year":"2010","unstructured":"De\u00a0Sutter, B., Allam, O., Raghavan, P., Vandebriel, R., Cappelle, H., Vander\u00a0Aa, T., Mei, B.: An efficient memory organization for high-ILP inner modem baseband SDR processors. Journal of Signal Processing Systems 61(2), 157\u2013179 (2010)","journal-title":"Journal of Signal Processing Systems"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"De\u00a0Sutter, B., Coene, P., Vander\u00a0Aa, T., Mei, B.: Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays. In: LCTES \u201908: Proceedings of the 2008 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp.\u00a0151\u2013160 (2008)","DOI":"10.1145\/1375657.1375678"},{"key":"18_CR21","unstructured":"Derudder, V., Bougard, B., Couvreur, A., Dewilde, A., Dupont, S., Folens, L., Hollevoet, L., Naessens, F., Novo, D., Raghavan, P., Schuster, T., Stinkens, K., Weijers, J.W., Van\u00a0der Perre, L.: A 200Mbps+ 2.14nJ\/b digital baseband multi processor system-on-chip for SDRs. In: Proceedings of the Symposium on VLSI Systems, pp.\u00a0292\u2013293 (2009)"},{"key":"18_CR22","unstructured":"Ebeling, C.: Compiling for coarse-grained adaptable architectures. Tech. Rep. UW-CSE-02-06-01, University of Washington (2002)"},{"key":"18_CR23","unstructured":"Ebeling, C.: The general RaPiD architecture description. Tech. Rep. UW-CSE-02-06-02, University of Washington (2002)"},{"key":"18_CR24","volume-title":"Embedded Computing, A VLIW Approach to Architecture","author":"J. Fisher","year":"2005","unstructured":"Fisher, J., Faraboschi, P., Young, C.: Embedded Computing, A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann (2005)"},{"key":"18_CR25","doi-asserted-by":"crossref","unstructured":"Friedman, S., Carroll, A., Van\u00a0Essen, B., Ylvisaker, B., Ebeling, C., Hauck, S.: SPR: An architecture-adaptive CGRA mapping tool. In: FPGA \u201909: Proceeding of the ACM\/SIGDA International symposium on Field Programmable Gate Arrays, pp.\u00a0191\u2013200. ACM, New York, NY, USA (2009). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/1508128.1508158","DOI":"10.1145\/1508128.1508158"},{"issue":"1","key":"18_CR26","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1007\/s10617-006-8732-6","volume":"10","author":"M.D. Galanis","year":"2006","unstructured":"Galanis, M.D., Milidonis, A., Theodoridis, G., Soudris, D., Goutis, C.E.: A method for partitioning applications in hybrid reconfigurable architectures. Design Automation for Embedded Systems 10(1), 27\u201347 (2006)","journal-title":"Design Automation for Embedded Systems"},{"key":"18_CR27","doi-asserted-by":"crossref","unstructured":"Galanis, M.D., Theodoridis, G., Tragoudas, S., Goutis, C.E.: A reconfigurable coarse-grain data-path for accelerating computational intensive kernels. Journal of Circuits, Systems and Computers pp.\u00a0877\u2013893 (2005)","DOI":"10.1142\/S0218126605002659"},{"key":"18_CR28","doi-asserted-by":"crossref","unstructured":"Gebhart, M., Maher, B.A., Coons, K.E., Diamond, J., Gratz, P., Marino, M., Ranganathan, N., Robatmili, B., Smith, A., Burrill, J., Keckler, S.W., Burger, D., McKinley, K.S.: An evaluation of the TRIPS computer system. In: ASPLOS \u201909: Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pp.\u00a01\u201312 (2009)","DOI":"10.1145\/1508244.1508246"},{"key":"18_CR29","doi-asserted-by":"crossref","unstructured":"Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Mapping applications onto reconfigurable KressArrays. In: Proceedings of the 9th International Workshop on Field Programmable Logic and Applications (1999)","DOI":"10.1007\/978-3-540-48302-1_42"},{"key":"18_CR30","doi-asserted-by":"crossref","unstructured":"Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Generation of design suggestions for coarse-grain reconfigurable architectures. In: FPL \u201900: Proceedings of the 10th International Workshop on Field Programmable Logic and Applications (2000)","DOI":"10.1007\/3-540-44614-1_42"},{"key":"18_CR31","volume-title":"Design-space exploration of low power coarse grained reconfigurable datapath array architectures","author":"R. Hartenstein","year":"2000","unstructured":"Hartenstein, R., Hoffmann, T., Nageldinger, U.: Design-space exploration of low power coarse grained reconfigurable datapath array architectures. In: Proceedings of the International Workshop - Power and Timing Modeling, Optimization and Simulation (2000)"},{"key":"18_CR32","doi-asserted-by":"crossref","unstructured":"Kim, H.s., Yoo, D.h., Kim, J., Kim, S., Kim, H.s.: An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures. In: LCTES \u201911: Proceedings of the 2011 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, Tools and Theorie for Embedded Systems, pp.\u00a0151\u2013160 (2011)","DOI":"10.1145\/2016603.1967699"},{"key":"18_CR33","unstructured":"Kim, Y., Kiemb, M., Park, C., Jung, J., Choi, K.: Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization. In: DATE \u201905: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a012\u201317 (2005)"},{"key":"18_CR34","doi-asserted-by":"crossref","unstructured":"Kim, Y., Lee, J., Shrivastava, A., Paek, Y.: Operation and data mapping for CGRAs with multi-bank memory. In: LCTES \u201910: Proceedings of the 2010 ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp.\u00a017\u201325 (2010)","DOI":"10.1145\/1755888.1755892"},{"key":"18_CR35","doi-asserted-by":"crossref","unstructured":"Kim, Y., Lee, J., Shrivastava, A., Yoon, J., Paek, Y.: Memory-aware application mapping on coarse-grained reconfigurable arrays. In: HiPEAC \u201910: Proceedings of the 2010 International Conference on High Performance Embedded Architectures and Compilers, pp.\u00a0171\u2013185 (2010)","DOI":"10.1007\/978-3-642-11515-8_14"},{"key":"18_CR36","doi-asserted-by":"crossref","unstructured":"Kim, Y., Mahapatra, R.: A new array fabric for coarse-grained reconfigurable architecture. In: Proceedings of the IEEE EuroMicro Conference on Digital System Design, pp.\u00a0584\u2013591 (2008)","DOI":"10.1109\/DSD.2008.67"},{"issue":"5","key":"18_CR37","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1109\/TVLSI.2008.2006039","volume":"17","author":"Y. Kim","year":"2009","unstructured":"Kim, Y., Mahapatra, R., Park, I., Choi, K.: Low power reconfiguration technique for coarse-grained reconfigurable architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17(5), 593\u2013603 (2009)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"18_CR38","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/TVLSI.2008.2006846","volume":"18","author":"Y. Kim","year":"2010","unstructured":"Kim, Y., Mahapatra, R.N.: Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18(1), 15\u201328 (2010)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"18_CR39","doi-asserted-by":"crossref","unstructured":"Lam, M.S.: Software pipelining: An effecive scheduling technique for VLIW machines. In: Proc. PLDI, pp.\u00a0318\u2013327 (1988)","DOI":"10.1145\/960116.54022"},{"key":"18_CR40","doi-asserted-by":"crossref","unstructured":"Lambrechts, A., Raghavan, P., Jayapala, M., Catthoor, F., Verkest, D.: Energy-aware interconnect optimization for a coarse grained reconfigurable processor. In: Proceedings of the International Conference on VLSI Design, pp.\u00a0201\u2013207 (2008)","DOI":"10.1109\/VLSI.2008.25"},{"issue":"5","key":"18_CR41","doi-asserted-by":"publisher","first-page":"637","DOI":"10.1109\/TCAD.2010.2098571","volume":"30","author":"G. Lee","year":"2011","unstructured":"Lee, G., Choi, K., Dutt, N.: Mapping multi-domain applications onto coarse-grained reconfigurable architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 30(5), 637\u2013650 (2011)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"18_CR42","doi-asserted-by":"crossref","unstructured":"Lee, J.e., Choi, K., Dutt, N.D.: An algorithm for mapping loops onto coarse-grained reconfigurable architectures. In: LCTES \u201903: Proceedings of the 2003 ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems, pp.\u00a0183\u2013188 (2003)","DOI":"10.1145\/780757.780758"},{"key":"18_CR43","doi-asserted-by":"crossref","unstructured":"Lee, L.H., Moyer, B., Arends, J.: Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In: ISLPED \u201999: Proceedings of the 1999 International symposium on Low power electronics and design, pp.\u00a0267\u2013269. ACM, New York, NY, USA (1999). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/313817.313944","DOI":"10.1145\/313817.313944"},{"issue":"2\/3","key":"18_CR44","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1023\/A:1008189221436","volume":"24","author":"M.H. Lee","year":"2000","unstructured":"Lee, M.H., Singh, H., Lu, G., Bagherzadeh, N., Kurdahi, F.J., Filho, E.M.C., Alves, V.C.: Design and implementation of the MorphoSys reconfigurable computing processor. J. VLSI Signal Process. Syst. 24(2\/3), 147\u2013164 (2000)","journal-title":"J. VLSI Signal Process. Syst."},{"key":"18_CR45","unstructured":"Mahlke, S.A., Lin, D.C., Chen, W.Y., Hank, R.E., Bringmann, R.A.: Effective compiler support for predicated execution using the hyperblock. In: MICRO 25: Proceedings of the 25th annual International symposium on Microarchitecture, pp.\u00a045\u201354. IEEE Computer Society Press, Los Alamitos, CA, USA (1992). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/144953.144998"},{"issue":"3","key":"18_CR46","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/s11265-007-0152-8","volume":"51","author":"B. Mei","year":"2008","unstructured":"Mei, B., De Sutter, B., Vander Aa, T., Wouters, M., Kanstein, A., Dupont, S.: Implementation of a coarse-grained reconfigurable media processor for AVC decoder. Journal of Signal Processing Systems 51(3), 225\u2013243 (2008)","journal-title":"Journal of Signal Processing Systems"},{"issue":"2","key":"18_CR47","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"B. Mei","year":"2005","unstructured":"Mei, B., Lambrechts, A., Verkest, D., Mignolet, J.Y., Lauwereins, R.: Architecture exploration for a reconfigurable architecture template. IEEE Design and Test of Computers 22(2), 90\u2013101 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"18_CR48","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: A case study. In: DATE \u201904: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a01224\u20131229 (2004)"},{"key":"18_CR49","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Proc. of Field-Programmable Logic and Applications, pp.\u00a061\u201370 (2003)","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"18_CR50","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: Exploiting loop-level parallelism for coarse-grained reconfigurable architecture using modulo scheduling. IEE Proceedings: Computer and Digital Techniques 150(5) (2003)","DOI":"10.1049\/ip-cdt:20030833"},{"key":"18_CR51","doi-asserted-by":"crossref","unstructured":"Novo, D., Schuster, T., Bougard, B., Lambrechts, A., Van der Perre, L., Catthoor, F.: Energy-performance exploration of a CGA-based SDR processor. Journal of Signal Processing Systems (2008)","DOI":"10.1007\/s11265-008-0237-z"},{"key":"18_CR52","doi-asserted-by":"crossref","unstructured":"Oh, T., Egger, B., Park, H., Mahlke, S.: Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures. In: LCTES \u201909: Proceedings of the 2009 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pp.\u00a021\u201330 (2009)","DOI":"10.1145\/1542452.1542456"},{"key":"18_CR53","unstructured":"PACT XPP Technologies: XPP-III Processor Overview White Paper (2006)"},{"key":"18_CR54","doi-asserted-by":"crossref","unstructured":"Park, H., Fan, K., Kudlur, M., Mahlke, S.: Modulo graph embedding: Mapping applications onto coarse-grained reconfigurable architectures. In: CASES \u201906: Proceedings of the 2006 International Conference on Compilers, architecture and synthesis for embedded systems, pp.\u00a0136\u2013146 (2006)","DOI":"10.1145\/1176760.1176778"},{"key":"18_CR55","doi-asserted-by":"crossref","unstructured":"Park, H., Fan, K., Mahlke, S.A., Oh, T., Kim, H., Kim, H.S.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: PACT \u201908: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp.\u00a0166\u2013176\u00a0(2008)","DOI":"10.1145\/1454115.1454140"},{"key":"18_CR56","doi-asserted-by":"crossref","unstructured":"Park, H., Park, Y., Mahlke, S.: Polymorphic pipeline array: A flexible multicore accelerator with virtualized execution for mobile multimedia applications. In: MICRO \u201909: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0370\u2013380\u00a0(2009)","DOI":"10.1145\/1669112.1669160"},{"key":"18_CR57","doi-asserted-by":"crossref","unstructured":"Park, Y., Park, H., Mahlke, S.: CGRA express: accelerating execution using dynamic operation fusion. In: CASES \u201909: Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp.\u00a0271\u2013280 (2009)","DOI":"10.1145\/1629395.1629433"},{"key":"18_CR58","doi-asserted-by":"crossref","unstructured":"Park, Y., Park, H., Mahlke, S., Kim, S.: Resource recycling: putting idle resources to work on a composable accelerator. In: CASES \u201910: Proceedings of the 2010 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp.\u00a021\u201330 (2010)","DOI":"10.1145\/1878921.1878925"},{"key":"18_CR59","unstructured":"Petkov, N.: Systolic Parallel Processing. North Holland Publishing (1992)"},{"key":"18_CR60","doi-asserted-by":"crossref","unstructured":"P.Raghavan, A.Lambrechts, M.Jayapala, F.Catthoor, D.Verkest, Corporaal, H.: Very wide register: An asymmetric register file organization for low power embedded processors. In: DATE \u201907: Proceedings of the Conference on Design, Automation and Test in Europe (2007)","DOI":"10.1109\/DATE.2007.364435"},{"key":"18_CR61","unstructured":"Rau, B.R.: Iterative modulo scheduling. Tech. rep., Hewlett-Packard Lab: HPL-94-115 (1995)"},{"key":"18_CR62","doi-asserted-by":"crossref","unstructured":"Rau, B.R., Lee, M., Tirumalai, P.P., Schlansker, M.S.: Register allocation for software pipelined loops. In: PLDI \u201992: Proceedings of the ACM SIGPLAN 1992 Conference on Programming Language Design and Implementation, pp.\u00a0283\u2013299 (1992)","DOI":"10.1145\/143095.143141"},{"key":"18_CR63","doi-asserted-by":"crossref","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S.W., Moore, C.R.: Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. SIGARCH Comput. Archit. News 31(2), 422\u2013433 (2003). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/871656.859667","DOI":"10.1145\/871656.859667"},{"key":"18_CR64","doi-asserted-by":"crossref","unstructured":"Scarpazza, D.P., Raghavan, P., Novo, D., Catthoor, F., Verkest, D.: Software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction- and data-level parallelism. In: PATMOS \u201906: Proceedings of the 16th International Workshop on Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, pp.\u00a0107\u2013116 (2006)","DOI":"10.1007\/11847083_2"},{"key":"18_CR65","doi-asserted-by":"crossref","unstructured":"Schlansker, M., Mahlke, S., Johnson, R.: Control CPR: A branch height reduction optimization for EPIC architectures. SIGPLAN Notices 34(5), 155\u2013168 (1999). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/301631.301659","DOI":"10.1145\/301631.301659"},{"key":"18_CR66","volume-title":"Modern","author":"J. Shen","year":"2005","unstructured":"Shen, J., Lipasti, M.: Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill (2005)"},{"key":"18_CR67","unstructured":"Silicon Hive: HiveCC Databrief (2006)"},{"key":"18_CR68","unstructured":"Sudarsanam, A.: Code optimization libraries for retargetable compilation for embedded digital signal processors. Ph.D. thesis, Princeton University (1998)"},{"issue":"2","key":"18_CR69","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M. Taylor","year":"2002","unstructured":"Taylor, M., Kim, J., Miller, J., Wentzla, D., Ghodrat, F., Greenwald, B., Ho, H., Lee, M., Johnson, P., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Frank, V., Amarasinghe, S., Agarwal, A.: The Raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro 22(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"18_CR70","unstructured":"Texas Instruments: TMS320C64x Technical Overview (2001)"},{"key":"18_CR71","doi-asserted-by":"crossref","unstructured":"Van Essen, B., Panda, R., Wood, A., Ebeling, C., Hauck, S.: Managing short-lived and long-lived values in coarse-grained reconfigurable arrays. In: FPL \u201910: Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, pp.\u00a0380\u2013387 (2010)","DOI":"10.1109\/FPL.2010.81"},{"key":"18_CR72","doi-asserted-by":"crossref","unstructured":"Van Essen, B., Panda, R., Wood, A., Ebeling, C., Hauck, S.: Energy-efficient specialization of functional units in a coarse-grained reconfigurable array. In: FPGA \u201911: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp.\u00a0107\u2013110 (2011)","DOI":"10.1145\/1950413.1950436"},{"key":"18_CR73","doi-asserted-by":"crossref","unstructured":"Venkataramani, G., Najjar, W., Kurdahi, F., Bagherzadeh, N., Bohm, W., Hammes, J.: Automatic compilation to a coarse-grained reconfigurable system-on-chip. ACM Trans. Embed. Comput. Syst. 2(4), 560\u2013589 (2003). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/950162.950167","DOI":"10.1145\/950162.950167"},{"key":"18_CR74","doi-asserted-by":"crossref","unstructured":"van\u00a0de Waerdt, J.W., Vassiliadis, S., Das, S., Mirolo, S., Yen, C., Zhong, B., Basto, C., van Itegem, J.P., Amirtharaj, D., Kalra, K., Rodriguez, P., van Antwerpen, H.: The TM3270 media-processor. In: MICRO 38: Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0331\u2013342. IEEE Computer Society, Washington, DC, USA (2005). DOI\u00a0http:\/\/dx.doi.org\/10.1109\/MICRO.2005.35","DOI":"10.1109\/MICRO.2005.35"},{"key":"18_CR75","doi-asserted-by":"crossref","unstructured":"Woh, M., Lin, Y., Seo, S., Mahlke, S., Mudge, T., Chakrabarti, C., Bruce, R., Kershaw, D., Reid, A., Wilder, M., Flautner, K.: From SODA to scotch: The evolution of a wireless baseband processor. In: MICRO \u201908: Proceedings of the 2008 41st IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0152\u2013163. IEEE Computer Society, Washington, DC, USA (2008). DOI\u00a0http:\/\/dx.doi.org\/10.1109\/MICRO.2008.4771787","DOI":"10.1109\/MICRO.2008.4771787"},{"key":"18_CR76","unstructured":"Programming XPP-III Processors White Paper (2006)"},{"key":"18_CR77","volume-title":"K., C.: Temporal mapping for loop pipelining on a MIMD-style coarse-grained reconfigurable architecture","author":"J. Yoon","year":"2006","unstructured":"Yoon, J., Ahn, M., Paek, Y., Kim, Y., K., C.: Temporal mapping for loop pipelining on a MIMD-style coarse-grained reconfigurable architecture. In: Proceedings of the International SoC Design Conference (2006)"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:47:46Z","timestamp":1725623266000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":77,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_18","relation":{},"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"10 May 2013","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}