{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:35:35Z","timestamp":1742931335895,"version":"3.40.3"},"publisher-location":"New York, NY","reference-count":51,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_22","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T16:35:53Z","timestamp":1371659753000},"page":"707-739","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["FPGA-Based DSP"],"prefix":"10.1007","author":[{"given":"John","family":"McAllister","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"key":"22_CR1","unstructured":"Agility Design Solutions Inc.: Handel-C Language Reference Manual (2007). URL www.agilityds.com"},{"key":"22_CR2","unstructured":"Altera Corp.: Avalon Interface Specifications (2008). URL www.altera.com"},{"key":"22_CR3","unstructured":"Altera Corp.: Nios II C2H Compiler User Guide (2008). URL www.altera.com"},{"key":"22_CR4","unstructured":"Altera Corp.: DSP Design Flow User Guide (2009). URL www.altera.com"},{"key":"22_CR5","unstructured":"Altera Corp.: Stratix V Device Handbook (2012). URL www.altera.com"},{"issue":"3","key":"22_CR6","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1109\/TVLSI.2004.824301","volume":"12","author":"P. Banerjee","year":"2004","unstructured":"Banerjee, P., Haldar, M., Nayak, A., Kim, V., Saxena, V., Parkes, S., Bagchi, D., Pal, S., Tripathi, N., Zaretsky, D., Anderson, R., Uribe, J.: Overview of a compiler for synthesizing MATLAB programs onto FPGAs. IEEE Trans. VLSI Syst. 12(3), 312\u2013324 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"22_CR7","unstructured":"Cho, J., Chang, H., Sung, W.: An FPGA-based simd processor with a vector memory unit. In: Proc. IEEE International Symposium on Circuits and Systems, pp.\u00a0525\u2013528 (2006)"},{"issue":"4","key":"22_CR8","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J. Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for FPGAs: From prototyping to deployment. IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems 30(4), 473\u2013491 (2011)","journal-title":"IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Fischaber, S., Woods, R., McAllister, J.: SoC memory hierarchy derivation from dataflow graphs. Journal of Signal Processing Systems (2009)","DOI":"10.1007\/s11265-009-0380-1"},{"key":"22_CR10","unstructured":"Gajski, D., Vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems. Prentice Hall (1994)"},{"key":"22_CR11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8","volume-title":"Embedded System Design: Modeling","author":"D.D. Gajski","year":"2009","unstructured":"Gajski, D.D., Abdi, S., Gerstlauer, A., Schirner, G.: Embedded System Design: Modeling, Synthesis and Verification. Springer, New York (2009)"},{"issue":"4","key":"22_CR12","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1023\/A:1020367508848","volume":"7","author":"T. Harriss","year":"2002","unstructured":"Harriss, T., Walke, R., Kienhuis, B., Deprettere, E.F.: Compilation from matlab to process networks realised in FPGA. Design Automation for Embedded Systems 7(4), 85\u2013403 (2002)","journal-title":"Design Automation for Embedded Systems"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"Hoare, C.: Communicating Sequential Processes. Prentice Hall (1985)","DOI":"10.1007\/978-3-642-82921-5_4"},{"key":"22_CR14","unstructured":"Inc., S.: PICO FPGA Datasheet (2009). URL www.synfora.com"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"Jones, A., Hoare, R., Kusic, D., Fazekas, J., Foster, J.: An FPGA-based vliw processor with custom hardware execution. In: Proc. 13th International Symposium on Field-Programmable Gate Arrays, pp.\u00a0107\u2013117 (2005)","DOI":"10.1145\/1046192.1046207"},{"key":"22_CR16","unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. IFIP Congress, pp.\u00a071\u2013475 (1974)"},{"key":"22_CR17","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1145\/1151074.1151077","volume":"5","author":"T. Kangas","year":"2006","unstructured":"Kangas, T., Kukkala, P., Orsila, H., Salminen, E., Hannikainen, B., H\u00e4m\u00e4l\u00e4inen, T., Riihm\u00e4ki, J., Kuusilinna, K.: UML-based multiprocessor SoC design framework. ACM Transactions on Embedded Computing Systems 5, 281\u2013320 (2006)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"22_CR18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7182-1","volume-title":"Design of Image Processing Embedded Systems Using Multidimensional Data Flow","author":"J. Keinert","year":"2011","unstructured":"Keinert, J., Teich, J.: Design of Image Processing Embedded Systems Using Multidimensional Data Flow. Springer, New York (2011)"},{"issue":"12","key":"22_CR19","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/43.898830","volume":"19","author":"K. Keutzer","year":"2000","unstructured":"Keutzer, K., Malik, S., Newton, R., Rabaey, J., Sangiovanni-Vincentelli, A.: System level design: Orthogonolization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19(12), 1523\u20131543 (2000). URL http:\/\/www.gigascale.org\/pubs\/98.html","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Kulmala, A., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T.: Instruction memory architecture evaluation on multiprocessor FPGA MPEG-4 encoder. In: IEEE Design and Diagnostics of Electronic Circuits and Systems, pp.\u00a01\u20136 (2007)","DOI":"10.1109\/DDECS.2007.4295262"},{"issue":"4","key":"22_CR21","doi-asserted-by":"publisher","first-page":"1858","DOI":"10.1109\/TSP.2011.2105485","volume":"59","author":"L. Ma","year":"2011","unstructured":"Ma, L., Dickson, K., McAllister, J., McCanny, J.: QR decomposition-based matrix inversion for high performance embedded MIMO receivers. IEEE Transactions on Signal Processing 59(4), 1858\u20131867 (2011)","journal-title":"IEEE Transactions on Signal Processing"},{"key":"22_CR22","doi-asserted-by":"crossref","unstructured":"Moscu\u00a0Panainte, E., Bertels, K., Vassiliadis, S.: The MOLEN compiler for reconfigurable processors. ACM Transactions on Embedded Computing Systems 6(1) (2007)","DOI":"10.1145\/1210268.1210274"},{"key":"22_CR23","unstructured":"Nikolov, H.: System level design methodology for streaming multi-processor embedded systems. Ph.D. thesis, Leiden University, Netherlands (2009)"},{"key":"22_CR24","doi-asserted-by":"crossref","unstructured":"Nikolov, H., Stefanov, T., Deprettere, E.: Multi-processor system design with ESPAM. In: Proc. 4th International Conference Hardware\/Software Codesign and System Synthesis, pp.\u00a0211\u2013216 (2006)","DOI":"10.1145\/1176254.1176306"},{"key":"22_CR25","unstructured":"Parhi, K.: VLSI Digital Signal Processing Systems : Design and Implementation. Wiley (1999)"},{"issue":"2","key":"22_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A. Pimentel","year":"2006","unstructured":"Pimentel, A., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transaction on Computers 55(2), 1\u201314 (2006)","journal-title":"IEEE Transaction on Computers"},{"key":"22_CR27","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","volume":"28","author":"L. Qiang","year":"2009","unstructured":"Qiang, L., Constantinides, G., Masselos, K., Cheung, P.: Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: A geometric programming framework. IEEE Trans. Computer Aided Design of Integrated Circuits and Systems 28, 305\u2013315 (2009)","journal-title":"IEEE Trans. Computer Aided Design of Integrated Circuits and Systems"},{"key":"22_CR28","unstructured":"Ravindran, K., Satish, N.R., Jin, Y., Keutzer, K.: An FPGA-based soft multiprocessor system for IPv4 packet forwarding. In: International Conference on Field Programmable Logic and Applications, pp.\u00a0487\u2013492 (2005)"},{"issue":"2\u20133","key":"22_CR29","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1007\/s11265-006-7270-6","volume":"43","author":"E. Salminen","year":"2006","unstructured":"Salminen, E., Kangas, T., H\u00e4m\u00e4l\u00e4inen, T., Riihim\u00e4ki, J., Lahtinen, V., Kuusilinna, K.: HIBI communication network for system-on-chip. Journal of VLSI Signal Processing Systems 43(2\u20133), 185\u2013205 (2006)","journal-title":"Journal of VLSI Signal Processing Systems"},{"issue":"5","key":"22_CR30","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MSPEC.2009.4907384","volume":"46","author":"B. Santo","year":"2009","unstructured":"Santo, B.: 25 microchips that shook the world. IEEE Spectrum 46(5), 34\u201343 (2009)","journal-title":"IEEE Spectrum"},{"key":"22_CR31","doi-asserted-by":"crossref","unstructured":"Sheldon, D., Kumar, R., Lysecky, R., Vahid, F., Tullsen, D.: Application-specific customization of parameterized FPGA soft-core processors. In: Proc. IEEE\/ACM International Conference on Computer-Aided Design, pp.\u00a0261\u2013268 (2006)","DOI":"10.1109\/ICCAD.2006.320146"},{"key":"22_CR32","doi-asserted-by":"crossref","unstructured":"Sheldon, D., Kumar, R., Vahid, F., Tullsen, D., Lysecky, R.: Conjoining soft-core FPGA processors. In: Proc. IEEE\/ACM International Conference on Computer-Aided Design, pp.\u00a0694\u2013701 (2006)","DOI":"10.1109\/ICCAD.2006.320015"},{"key":"22_CR33","doi-asserted-by":"crossref","unstructured":"Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: Proc. 10th Int. Symp. on Hardware\/Software Codesign, pp.\u00a07\u201312 (2002)","DOI":"10.1145\/774789.774792"},{"key":"22_CR34","unstructured":"Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: System design using kahn process networks: The Compaan\/Laura approach. In: Proc. Design Automation and Test in Europe (DATE) Conference, vol.\u00a01, pp.\u00a0340\u2013345 (2004)"},{"key":"22_CR35","unstructured":"Texas Instruments: TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide (2008). URL http:\/\/www.ti.com"},{"key":"22_CR36","doi-asserted-by":"crossref","unstructured":"Thompson, M., Stefanov, T., Nikolov, H., Pimentel, A., Erbas, C., Polstra, E., Deprettere, E.: A framework for rapid system-level exploration, synthesis and programming of multimedia MP-SoCs. In: Proc. ACM\/IEEE\/IFIP Int. Conference on Hardware-Software Codesign and System Synthesis, pp.\u00a09\u201314 (2007)","DOI":"10.1145\/1289816.1289823"},{"issue":"11","key":"22_CR37","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S. Vassiliadis","year":"2004","unstructured":"Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Moscu\u00a0Panainte, E.: The MOLEN polymorphic processor. IEEE Transactions on Computers 53(11), 1363\u20131375 (2004)","journal-title":"IEEE Transactions on Computers"},{"key":"22_CR38","doi-asserted-by":"crossref","unstructured":"Verdoolaege, S., Nikolov, H., Stefanov, T.: pn: A tool for improved derivation of process networks. EURASIP Journal on Embedded Systems 2007(1) (2007)","DOI":"10.1155\/2007\/75947"},{"key":"22_CR39","unstructured":"Wolf, W.: High Performance Embedded Computing\u00a0- Architectures, Applications, and Methodologies. Morgan Kaufmann (2007)"},{"key":"22_CR40","doi-asserted-by":"crossref","unstructured":"Woods, R., McAllister, J., Yi, Y., Lightbody, G.: FPGA-based Implementation of Signal Processing Systems. Wiley (2008)","DOI":"10.1002\/9780470713785"},{"key":"22_CR41","unstructured":"Xilinx Inc.: MicroBlaze Processor Reference Guide (2008). URL www.xilinx.com"},{"key":"22_CR42","unstructured":"Xilinx Inc.: Embedded Processor Block in Virtex-5 FPGAs (2009). URL www.xilinx.com"},{"key":"22_CR43","unstructured":"Xilinx Inc.: System Generator for DSP User Guide (2009). URL www.xilinx.com"},{"key":"22_CR44","unstructured":"Xilinx Inc.: Virtex-5 FPGA XtremeDSP Design Considerations (2009). URL www.xilinx.com"},{"key":"22_CR45","unstructured":"Xilinx Inc.: 7 Series DSP48E1 Slice User Guide (2012). URL www.xilinx.com"},{"key":"22_CR46","unstructured":"Xilinx Inc.: 7 Series FPGAs Memory Resources User Guide (2012). URL www.xilinx.com"},{"key":"22_CR47","unstructured":"Xilinx Inc.: 7 Series FPGAs Overview (2012). URL www.xilinx.com"},{"issue":"5","key":"22_CR48","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1109\/TCAD.2005.855957","volume":"25","author":"Y. Yi","year":"2006","unstructured":"Yi, Y., Woods, R.: Hierarchical synthesis of complex DSP functions using IRIS. IEEE Trans. Computer Aided Design of Integrated Circuits and Systems 25(5), 806\u2013820 (2006)","journal-title":"IEEE Trans. Computer Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"22_CR49","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1534916.1534922","volume":"2","author":"J. Yu","year":"2000","unstructured":"Yu, J., Eagleston, C., Chou, C., Perreault, M., Lemieux, G.: Vector processing as a soft processor accelerator. ACM Trans. Reconfigurable Technology and Systems 2(2), 12:1\u201312:34 (2000)","journal-title":"ACM Trans. Reconfigurable Technology and Systems"},{"issue":"4","key":"22_CR50","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TPDS.2007.1001","volume":"18","author":"L. Zhuo","year":"2007","unstructured":"Zhuo, L., Prasanna, V.: Scalable and modular algorithms for floating-point matrix multiplication on reconfigurable computing systems. IEEE Trans. Parallel and Distributed Systems 18(4), 433\u2013448 (2007)","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"issue":"8","key":"22_CR51","doi-asserted-by":"publisher","first-page":"1057","DOI":"10.1109\/TC.2008.55","volume":"57","author":"L. Zhuo","year":"2008","unstructured":"Zhuo, L., Prasanna, V.: High-performance designs for linear algebra operations on reconfigurable hardware. IEEE Trans. Computers 57(8), 1057\u20131071 (2008)","journal-title":"IEEE Trans. Computers"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,9]],"date-time":"2023-02-09T16:37:39Z","timestamp":1675960659000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":51,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_22","relation":{},"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"10 May 2013","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}