{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:07:07Z","timestamp":1725732427142},"publisher-location":"New York, NY","reference-count":78,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_23","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T12:35:53Z","timestamp":1371645353000},"page":"741-777","source":"Crossref","is-referenced-by-count":0,"title":["Application-Specific Accelerators for Communications"],"prefix":"10.1007","author":[{"given":"Yang","family":"Sun","sequence":"first","affiliation":[]},{"given":"Kiarash","family":"Amiri","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Brogioli","sequence":"additional","affiliation":[]},{"given":"Joseph R.","family":"Cavallaro","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"issue":"8","key":"23_CR1","doi-asserted-by":"publisher","first-page":"1451","DOI":"10.1109\/49.730453","volume":"16","author":"S.M. Alamouti","year":"1998","unstructured":"Alamouti, S.M.: A simple transmit diversity technique for wireless communications. IEEE Journal on Selected Areas in Communications 16(8), 1451\u20131458 (1998)","journal-title":"IEEE Journal on Selected Areas in Communications"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Amiri, K., Cavallaro, J.R.: FPGA implementation of dynamic threshold sphere detection for MIMO systems. In: IEEE Asilomar Conf. on Signals, Syst. and Computers, pp.\u00a094\u201398 (2006)","DOI":"10.1109\/ACSSC.2006.356591"},{"key":"23_CR3","unstructured":"Analog Devices: The SHARC processor family. http:\/\/www.analog.com\/en\/embedded-processing-dsp\/sharc\/processors\/index.html (2009)"},{"key":"23_CR4","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1109\/TIT.1974.1055186","volume":"IT-20","author":"L. Bahl","year":"1974","unstructured":"Bahl, L., Cocke, J., Jelinek, F., Raviv, J.: Optimal decoding of linear codes for minimizing symbol error rate. IEEE Transactions on Information Theory IT-20, 284\u2013287 (1974)","journal-title":"IEEE Transactions on Information Theory"},{"issue":"3","key":"23_CR5","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/4.748190","volume":"34","author":"B. Bass","year":"1999","unstructured":"Bass, B.: A low-power, high-performance, 1024-point FFT processor. IEEE Journal of Solid-State Circuits 34(3), 380\u2013387 (1999)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"23_CR6","unstructured":"Berrou, C., Glavieux, A., Thitimajshima, P.: Near Shannon limit error-correcting coding and decoding: Turbo-codes. In: IEEE Int. Conf. on Commun., pp.\u00a01064\u20131070 (1993)"},{"key":"23_CR7","unstructured":"Bougard, B., Giulietti, A., Derudder, V., Weijers, J.W., Dupont, S., Hollevoet, L., Catthoor, F., Van\u00a0der Perre, L., De\u00a0Man, H., Lauwereins, R.: A scalable 8.7-nJ\/bit 75.6-Mb\/s parallel concatenated convolutional (turbo-) codec. In: IEEE International Solid-State Circuit Conference (ISSCC), vol.\u00a01, pp.\u00a0152\u2013484 (2003)"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Brack, T., Alles, M., Lehnigk-Emden, T., Kienle, F., Wehn, N., Lapos, Insalata, N., Rossi, F., Rovini, M., Fanucci, L.: Low complexity LDPC code decoders for next generation standards. In: Design, Automation, and Test in Europe, pp.\u00a01\u20136 (2007)","DOI":"10.1109\/DATE.2007.364613"},{"key":"23_CR9","unstructured":"Brogioli, M.: Reconfigurable heterogeneous DSP\/FPGA based embedded architectures for numerically intensive embedded computing workloads. Ph.D. thesis, Rice University, Houston, Texas, USA (2007)"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Brogioli, M., Radosavljevic, P., Cavallaro, J.: A general hardware\/software codesign methodology for embedded signal processing and multimedia workloads. In: IEEE Asilomar Conf. on Signals, Syst., and Computers, pp.\u00a01486\u20131490 (2006)","DOI":"10.1109\/ACSSC.2006.355005"},{"key":"23_CR11","unstructured":"Burg, A.: VLSI circuits for MIMO communication systems. Ph.D. thesis, Swiss Federal Institute of Technology, Zurich, Switzerland (2006)"},{"issue":"7","key":"23_CR12","doi-asserted-by":"publisher","first-page":"1566","DOI":"10.1109\/JSSC.2005.847505","volume":"40","author":"A. Burg","year":"2005","unstructured":"Burg, A., Borgmann, M., Wenk, M., Zellweger, M., Fichtner, W., Bolcskei, H.: VLSI implementation of MIMO detection using the sphere decoding algorithm. IEEE Journal of Solid-State Circuits 40(7), 1566\u20131577 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"23_CR13","unstructured":"Cheng, C.C., Tsai, Y.M., Chen, L.G., Chandrakasan, A.: A 0.077 to 0.168 nJ\/bit\/iteration scalable 3GPP LTE turbo decoder with an adaptive sub-block parallel scheme and an embedded DVFS engine. In: IEEE Custom Integrated Circuits Conference, pp.\u00a01\u20134 (2010)"},{"issue":"90","key":"23_CR14","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"J.W. Cooley","year":"1965","unstructured":"Cooley, J.W., Tukey, J.W.: An algorithm for the machine calculation of complex Fourier series. Mathematics of Computation 19(90), 297\u2013301 (1965)","journal-title":"Mathematics of Computation"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Cupaiuolo, T., Siti, M., Tomasoni, A.: Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector. In: Design, Automation and Test in Europe Conference and Exhibition, pp.\u00a01396\u20131401 (2010)","DOI":"10.1109\/DATE.2010.5457031"},{"issue":"10","key":"23_CR16","doi-asserted-by":"publisher","first-page":"2389","DOI":"10.1109\/TIT.2003.817444","volume":"49","author":"M.O. Damen","year":"2003","unstructured":"Damen, M.O., Gamal, H.E., Caire, G.: On maximum likelihood detection and the search for the closest lattice point. IEEE Transaction on Information Theory 49(10), 2389\u20132402 (2003)","journal-title":"IEEE Transaction on Information Theory"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"De Sutter, B., Raghavan, P., Lambrechts, A.: Coarse-grained reconfigurable array architectures. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_18"},{"key":"23_CR18","doi-asserted-by":"crossref","unstructured":"Falcao, G., Silva, V., Sousa, L.: How GPUs can outperform ASICs for fast LDPC decoding. In: 23rd ACM International Conference on Supercomputing, pp.\u00a0390\u2013399. ACM (2009)","DOI":"10.1145\/1542275.1542330"},{"issue":"170","key":"23_CR19","doi-asserted-by":"publisher","first-page":"463","DOI":"10.1090\/S0025-5718-1985-0777278-8","volume":"44","author":"U. Fincke","year":"1985","unstructured":"Fincke, U., Pohst, M.: Improved methods for calculating vectors of short length in a lattice, including a complexity analysis. Mathematics of Computation 44(170), 463\u2013471 (1985)","journal-title":"Mathematics of Computation"},{"issue":"3","key":"23_CR20","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/PROC.1973.9030","volume":"61","author":"G.D. Forney","year":"1973","unstructured":"Forney, G.D.: The Viterbi algorithm. Proceedings of the IEEE 61(3), 268\u2013278 (1973)","journal-title":"Proceedings of the IEEE"},{"key":"23_CR21","first-page":"41","volume":"2","author":"G. Foschini","year":"1996","unstructured":"Foschini, G.: Layered space-time architecture for wireless communication in a fading environment when using multiple antennas. Bell Labs. Tech. Journal 2, 41\u201359 (1996)","journal-title":"Bell Labs. Tech. Journal"},{"key":"23_CR22","unstructured":"Freescale Semiconductor: Freescale Starcore architecture. http:\/\/www.freescale.com\/starcore (2009)"},{"key":"23_CR23","unstructured":"Freescale Semiconductor: MSC8156 six core broadband wireless access DSP. http:\/\/www.freescale.com\/starcore (2009)"},{"key":"23_CR24","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"IT-8","author":"R. Gallager","year":"1962","unstructured":"Gallager, R.: Low-density parity-check codes. IEEE Transactions on Information Theory IT-8, 21\u201328 (1962)","journal-title":"IEEE Transactions on Information Theory"},{"issue":"9","key":"23_CR25","doi-asserted-by":"publisher","first-page":"1544","DOI":"10.1109\/JSSC.2004.831454","volume":"39","author":"D. Garrett","year":"2004","unstructured":"Garrett, D., Davis, L., ten Brink, S., Hochwald, B., Knagge, G.: Silicon complexity for maximum likelihood MIMO detection using spherical decoding. IEEE Journal of Solid-State Circuits 39(9), 1544\u20131552 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"23_CR26","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1049\/el:19990058","volume":"35","author":"G. Golden","year":"1999","unstructured":"Golden, G., Foschini, G.J., Valenzuela, R.A., Wolniansky, P.W.: Detection algorithms and initial laboratory results using V-BLAST space-time communication architecture. Electronics Letters 35(1), 14\u201315 (1999)","journal-title":"Electronics Letters"},{"key":"23_CR27","doi-asserted-by":"crossref","unstructured":"Gunnam, K., Choi, G.S., Yeary, M.B., Atiquzzaman, M.: VLSI architectures for layered decoding for irregular LDPC codes of WiMax. In: IEEE International Conference on Communications, pp.\u00a04542\u20134547 (2007)","DOI":"10.1109\/ICC.2007.750"},{"issue":"3","key":"23_CR28","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/JSAC.2005.862402","volume":"24","author":"Z. Guo","year":"2006","unstructured":"Guo, Z., Nilsson, P.: Algorithm and implementation of the K-best sphere decoding for MIMO detection. IEEE Journal on Selected Areas in Communications 24(3), 491\u2013503 (2006)","journal-title":"IEEE Journal on Selected Areas in Communications"},{"key":"23_CR29","unstructured":"Gustafsson, O., Wanhammar, L.: Arithmetic. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)"},{"key":"23_CR30","doi-asserted-by":"crossref","unstructured":"Han, S., Tellambura, C.: A complexity-efficient sphere decoder for MIMO systems. In: IEEE International Conference on Communications, pp.\u00a01\u20135 (2011)","DOI":"10.1109\/icc.2011.5962690"},{"issue":"8","key":"23_CR31","doi-asserted-by":"crossref","first-page":"2806","DOI":"10.1109\/TSP.2005.850352","volume":"53","author":"B. Hassibi","year":"2005","unstructured":"Hassibi, B., Vikalo, H.: On the sphere-decoding algorithm I. expected complexity. IEEE Transaction On Signal Processing 53(8), 2806\u20132818 (2005)","journal-title":"IEEE Transaction On Signal Processing"},{"key":"23_CR32","doi-asserted-by":"crossref","unstructured":"Hunter, H.C., Moreno, J.H.: A new look at exploiting data parallelism in embedded systems. In: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp.\u00a0159\u2013169 (2003)","DOI":"10.1145\/951710.951733"},{"issue":"8","key":"23_CR33","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TVLSI.2009.2021479","volume":"18","author":"J. Jin","year":"2010","unstructured":"Jin, J., Tsui, C.: Low-complexity switch network for reconfigurable LDPC decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18(8), 1185\u20131195 (2010)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"23_CR34","unstructured":"Lechner, G., Sayir, J., Rupp, M.: Efficient DSP implementation of an LDPC decoder. In: IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, vol.\u00a04, pp.\u00a0665\u2013668 (2004)"},{"issue":"8","key":"23_CR35","doi-asserted-by":"publisher","first-page":"921","DOI":"10.1109\/TVLSI.2005.853604","volume":"13","author":"S.J. Lee","year":"2005","unstructured":"Lee, S.J., Shanbhag, N.R., Singer, A.C.: Area-efficient high-throughput MAP decoder architectures. IEEE Transaction on VLSI Systems 13(8), 921\u2013933 (2005)","journal-title":"IEEE Transaction on VLSI Systems"},{"issue":"2","key":"23_CR36","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TVLSI.2009.2032553","volume":"19","author":"C.H. Lin","year":"2011","unstructured":"Lin, C.H., Chen, C.Y., Wu, A.Y.: Area-efficient scalable MAP processor design for high-throughput multistandard convolutional turbo decoding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(2), 305\u2013318 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"23_CR37","doi-asserted-by":"crossref","unstructured":"Liu, D., Wang, J.: Application specific instruction set DSP processors. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_21"},{"issue":"4","key":"23_CR38","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/TCSII.2008.919510","volume":"55","author":"M. Martina","year":"2008","unstructured":"Martina, M., Nicola, M., Masera, G.: A flexible UMTS-WiMax turbo decoder architecture. IEEE Transactions on Circuits and Systems II 55(4), 369\u2013273 (2008)","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"23_CR39","doi-asserted-by":"crossref","unstructured":"May, M., Ilnseher, T., Wehn, N., Raab, W.: A 150\u00a0Mbit\/s 3GPP LTE turbo code decoder. In: IEEE Design, Automation & Test in Europe Conference & Exhibition, pp.\u00a01420\u20131425 (2010)","DOI":"10.1109\/DATE.2010.5457035"},{"key":"23_CR40","doi-asserted-by":"crossref","unstructured":"McAllister, J.: FPGA-based DSP. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_22"},{"key":"23_CR41","doi-asserted-by":"crossref","unstructured":"Myllyl\u00e4, M., Silvola, P., Juntti, M., Cavallaro, J.R.: Comparison of two novel list sphere detector algorithms for MIMO-OFDM systems. In: IEEE International Symposium on Personal Indoor and Mobile Radio Communications, pp.\u00a01\u20135 (2006)","DOI":"10.1109\/PIMRC.2006.254384"},{"key":"23_CR42","unstructured":"Parhi, K.K.: VLSI digital signal processing systems design and implementation. Wiley (1999)"},{"key":"23_CR43","unstructured":"Prescher, G., Gemmeke, T., Noll, T.G.: A parametrizable low-power high-throughput turbo-decoder. In: IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, vol.\u00a05, pp.\u00a025\u201328 (2005)"},{"key":"23_CR44","doi-asserted-by":"crossref","unstructured":"Rovini, M., Gentile, G., Rossi, F., Fanucci, L.: A scalable decoder architecture for IEEE 802.11n LDPC codes. In: IEEE Global Telecommunications Conference, pp.\u00a03270\u20133274 (2007)","DOI":"10.1109\/GLOCOM.2007.620"},{"issue":"5","key":"23_CR45","doi-asserted-by":"publisher","first-page":"831","DOI":"10.1109\/49.924867","volume":"19","author":"H. Sadjadpour","year":"2001","unstructured":"Sadjadpour, H., Sloane, N., Salehi, M., Nebe, G.: Interleaver design for turbo codes. IEEE Journal on Seleteced Areas in Communications 19(5), 831\u2013837 (2001)","journal-title":"IEEE Journal on Seleteced Areas in Communications"},{"key":"23_CR46","unstructured":"Salmela, P., Gu, R., Bhattacharyya, S., Takala, J.: Efficient parallel memory organization for turbo decoders. In: Proc. European Signal Processing Conf., pp.\u00a0831\u2013835 (2007)"},{"key":"23_CR47","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1109\/ISSCC.2003.1234246","volume":"1","author":"M.C. Shin","year":"2003","unstructured":"Shin, M.C., Park, I.C.: A programmable turbo decoder for multiple 3G wireless standards. In: IEEE Solid-State Circuits Conference, vol.\u00a01, pp.\u00a0154\u2013484 (2003)","journal-title":"In: IEEE Solid-State Circuits Conference"},{"issue":"1","key":"23_CR48","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/JSSC.2010.2075390","volume":"46","author":"C. Studer","year":"2011","unstructured":"Studer, C., Benkeser, C., Belfanti, S., Huang, Q.: Design and implementation of a aarallel turbo-decoder ASIC for 3GPP-LTE. IEEE Journal of Solid-State Circuits 46(1), 8\u201317 (2011)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"23_CR49","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/TIT.2004.839478","volume":"51","author":"J. Sun","year":"2005","unstructured":"Sun, J., Takeshita, O.: Interleavers for turbo codes using permutation polynomials over integer rings. IEEE Transaction on Information Theory 51(1), 101\u2013119 (2005)","journal-title":"IEEE Transaction on Information Theory"},{"key":"23_CR50","unstructured":"Sun, Y.: Parallel VLSI architectures for multi-Gbps MIMO communication systems. Ph.D. thesis, Rice University, Houston, Texas, USA (2010)"},{"key":"23_CR51","unstructured":"Sun, Y., Cavallaro, J.R.: A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards. In: IEEE International SOC Conference, pp.\u00a0367\u2013370 (2008)"},{"key":"23_CR52","doi-asserted-by":"crossref","unstructured":"Sun, Y., Cavallaro, J.R.: Scalable and low power LDPC decoder design using high level algorithmic synthesis. In: IEEE International SOC Conference (SoCC), pp.\u00a0267\u2013270 (2009)","DOI":"10.1109\/SOCCON.2009.5398044"},{"issue":"4","key":"23_CR53","first-page":"305","volume":"44","author":"Y. Sun","year":"2011","unstructured":"Sun, Y., Cavallaro, J.R.: Efficient hardware implementation of a highly-parallel 3GPP LTE, LTE-advance turbo decoder. Integration, the VLSI Journal, Special Issue on Hardware Architectures for Algebra, Cryptology and Number Theory 44(4), 305\u2013315 (2011)","journal-title":"Integration, the VLSI Journal, Special Issue on Hardware Architectures for Algebra, Cryptology and Number Theory"},{"issue":"1","key":"23_CR54","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11265-010-0477-6","volume":"64","author":"Y. Sun","year":"2011","unstructured":"Sun, Y., Cavallaro, J.R.: A flexible LDPC\/turbo decoder architecture. Journal of Signal Processing System 64(1), 1\u201316 (2011)","journal-title":"Journal of Signal Processing System"},{"key":"23_CR55","doi-asserted-by":"crossref","unstructured":"Sun, Y., Karkooti, M., Cavallaro, J.R.: VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp.\u00a02104\u20132107 (2007)","DOI":"10.1109\/ISCAS.2007.378514"},{"key":"23_CR56","doi-asserted-by":"crossref","unstructured":"Sun, Y., Wang, G., Cavallaro, J.R.: Multi-layer parallel decoding algorithm and VLSI architecture for quasi-cyclic LDPC codes. In: IEEE International Symposium on Circuits and Systems, pp.\u00a01776\u20131779 (2011)","DOI":"10.1109\/ISCAS.2011.5937928"},{"key":"23_CR57","unstructured":"Sun, Y., Zhu, Y., Goel, M., Cavallaro, J.R.: Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards. In: IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp.\u00a0209\u2013214 (2008)"},{"key":"23_CR58","doi-asserted-by":"crossref","unstructured":"Takala, J.: General-purpose DSP processors. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_24"},{"issue":"5","key":"23_CR59","doi-asserted-by":"publisher","first-page":"1456","DOI":"10.1109\/18.771146","volume":"45","author":"V. Tarokh","year":"1999","unstructured":"Tarokh, V., Jafarkhani, H., Calderbank, A.R.: Space-time block codes from orthogonal designs. IEEE Transactions on Information Theory 45(5), 1456\u20131467 (1999)","journal-title":"IEEE Transactions on Information Theory"},{"issue":"3","key":"23_CR60","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1109\/49.753730","volume":"17","author":"V. Tarokh","year":"1999","unstructured":"Tarokh, V., Jafarkhani, H., Calderbank, A.R.: Space time block coding for wireless communications: Performance results. IEEE Journal on Selected Areas in Communications 17(3), 451\u2013460 (1999)","journal-title":"IEEE Journal on Selected Areas in Communications"},{"key":"23_CR61","doi-asserted-by":"publisher","first-page":"585","DOI":"10.1002\/ett.4460100604","volume":"10","author":"I.E. Telatar","year":"1999","unstructured":"Telatar, I.E.: Capacity of multiantenna Gaussian channels. European Transaction on Telecommunications 10, 585\u2013595 (1999)","journal-title":"European Transaction on Telecommunications"},{"key":"23_CR62","unstructured":"Tensilica Inc.: http:\/\/www.tensilica.com (2009)"},{"key":"23_CR63","unstructured":"Texas Instruments: TMS 320C6000 CPU and instruction set reference guide. http:\/\/dspvillage.ti.com (2001)"},{"key":"23_CR64","unstructured":"Texas Instruments: TMS 320C55x DSP CPU programmer\u2019s reference supplement. http:\/\/focus.ti.com\/lit\/ug\/spru652g\/spru652g.pdf (2005)"},{"key":"23_CR65","unstructured":"Texas Instruments: TMS320C6474 high performance multicore processor datasheet. http:\/\/focus.ti.com\/docs\/prod\/folders\/print\/tms320c6474.html (2008)"},{"issue":"1\u20132","key":"23_CR66","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1023\/B:VLSI.0000047272.75049.0e","volume":"39","author":"M.J. Thul","year":"2005","unstructured":"Thul, M.J., Gilbert, F., Vogt, T., Kreiselmaier, G., Wehn, N.: A scalable system architecture for high-throughput turbo-decoders. The Journal of VLSI Signal Processing 39(1\u20132), 63\u201377 (2005)","journal-title":"The Journal of VLSI Signal Processing"},{"key":"23_CR67","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TIT.1967.1054010","volume":"IT-13","author":"A. Viterbi","year":"1967","unstructured":"Viterbi, A.: Error bounds for convolutional coding and an asymptotically optimum decoding algorithm. IEEE Transactions on Information Theory IT-13, 260\u2013269 (1967)","journal-title":"IEEE Transactions on Information Theory"},{"key":"23_CR68","first-page":"836","volume":"1","author":"C. Wijting","year":"1999","unstructured":"Wijting, C., Ojanper\u00e4\u201d, T., Juntti, M., Kansanen, K., Prasad, R.: Groupwise serial multiuser detectors for multirate DS-CDMA. In: IEEE Vehicular Technology Conference, vol.\u00a01, pp.\u00a0836\u2013840 (1999)","journal-title":"In: IEEE Vehicular Technology Conference"},{"key":"23_CR69","unstructured":"Willmann, P., Kim, H., Rixner, S., Pai, V.S.: An efficient programmable 10 gigabit Ethernet network interface card. In: ACM International Symposium on High-Performance Computer Architecture, pp.\u00a085\u201386 (2006)"},{"issue":"9","key":"23_CR70","doi-asserted-by":"publisher","first-page":"706","DOI":"10.1109\/TCSII.2010.2056014","volume":"57","author":"E. Witte","year":"2010","unstructured":"Witte, E., Borlenghi, F., Ascheid, G., Leupers, R., Meyr, H.: A scalable VLSI architecture for soft-input soft-output single tree-search sphere decoding. IEEE Trans. on Circuits and Systems II: Express Briefs 57(9), 706\u2013710 (2010)","journal-title":"IEEE Trans. on Circuits and Systems II: Express Briefs"},{"issue":"7","key":"23_CR71","doi-asserted-by":"publisher","first-page":"566","DOI":"10.1109\/TCSII.2010.2048481","volume":"57","author":"C.C. Wong","year":"2010","unstructured":"Wong, C.C., Chang, H.C.: Reconfigurable turbo decoder with parallel architecture for 3GPP LTE system. IEEE Tran. on Circuits and Systems II: Express Briefs 57(7), 566\u2013570 (2010)","journal-title":"IEEE Tran. on Circuits and Systems II: Express Briefs"},{"key":"23_CR72","first-page":"273","volume":"3","author":"K. Wong","year":"2002","unstructured":"Wong, K., Tsui, C., Cheng, R.S., Mow, W.: A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels. In: IEEE Internation Symposium on Circuits and Systems, vol.\u00a03, pp.\u00a0273\u2013276 (2002)","journal-title":"In: IEEE Internation Symposium on Circuits and Systems"},{"key":"23_CR73","doi-asserted-by":"crossref","unstructured":"Wu, M., Sun, Y., Cavallaro, J.: Implementation of a 3GPP LTE turbo decoder accelerator on GPU. In: IEEE Workshop on Signal Processing Systems, pp.\u00a0192\u2013197 (2010)","DOI":"10.1109\/SIPS.2010.5624788"},{"issue":"1","key":"23_CR74","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/s11265-010-0523-4","volume":"64","author":"M. Wu","year":"2011","unstructured":"Wu, M., Sun, Y., Gupta, S., Cavallaro, J.R.: Implementation of a high throughput soft MIMO detector on GPU. Journal of Signal Processing System 64(1), 123\u2013136 (2011)","journal-title":"Journal of Signal Processing System"},{"key":"23_CR75","doi-asserted-by":"crossref","unstructured":"Wu, M., Sun, Y., Wang, G., Cavallaro, J.R.: Implementation of a high throughput 3GPP turbo decoder on GPU. Journal of Signal Processing System Online First (2011)","DOI":"10.1109\/SIPS.2010.5624788"},{"key":"23_CR76","doi-asserted-by":"crossref","unstructured":"Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: CHIMAERA: A high performance architecture with a tightly coupled reconfigurable functional unit. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp.\u00a0225\u2013235 (2000)","DOI":"10.1145\/342001.339687"},{"key":"23_CR77","unstructured":"Zhang, T., Pan, Y., Li, Y.: DSP systems using three-dimensional integration technology. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)"},{"issue":"4","key":"23_CR78","doi-asserted-by":"publisher","first-page":"766","DOI":"10.1109\/TCSI.2005.844113","volume":"52","author":"H. Zhong","year":"2005","unstructured":"Zhong, H., Zhang, T.: Block-LDPC: a practical LDPC coding system design approach. IEEE Transactions on Circuits and Systems I 52(4), 766\u2013775 (2005)","journal-title":"IEEE Transactions on Circuits and Systems I"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,25]],"date-time":"2022-02-25T14:49:39Z","timestamp":1645800579000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":78,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_23","relation":{},"subject":[],"published":{"date-parts":[[2013]]}}}