{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:06:39Z","timestamp":1725732399568},"publisher-location":"New York, NY","reference-count":78,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_26","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T12:35:53Z","timestamp":1371645353000},"page":"835-864","source":"Crossref","is-referenced-by-count":0,"title":["DSP Systems Using Three-Dimensional Integration Technology"],"prefix":"10.1007","author":[{"given":"Tong","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Yangyang","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"key":"26_CR1","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/MDT.2005.150","volume":"22","author":"C. Ababei","year":"2005","unstructured":"Ababei, C., Feng, Y., Goplen, B., Mogal, H., Zhang, T., Bazargan, K., Sapatnekar, S.: Placement and routing in 3D integrated circuits. IEEE Design & Test of Computers 22, 520\u2013531 (2005)","journal-title":"IEEE Design & Test of Computers"},{"key":"26_CR2","unstructured":"Abraham, S.G., Mahlke, S.A.: Automatic and efficient evaluation of memory hierarchies for embedded systems. In: 32nd Annual International Symposium on Microarchitecture(MICRO-32), pp.\u00a0114\u2013125 (1999)"},{"key":"26_CR3","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K. Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S., Kapur, P., Saraswat, K.: 3-d ics: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE 89, 602\u2013633 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"26_CR4","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/JSSC.2007.908006","volume":"43","author":"J. Barth","year":"2008","unstructured":"Barth, J., Reohr, W., Parries, P., Fredeman, G., Golz, J., Schuster, S., Matick, R., Hunter, H., Tanner, C., Harig, J., Hoki, K., Khan, B., Griesemer, J., Havreluk, R., Yanagisawa, K., Kirihata, T., Iyer, S.: A 500 MHz random cycle, 1.5\u00a0ns latency, SOI embedded DRAM macro featuring a three-transistor micro sense amplifier. IEEE Journal of Solid-State Circuits 43, 86\u201395 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Bernstein, K., Andry, P., Cann, J., Emma, P., Greenberg, D., Haensch, W., Ignatowski, M., Koester, S., Magerlein, J., Puri, R., Young, A.: Interconnects in the third dimension: Design challenges for 3D ICs. In: Proc.\u00a0of ACM\/IEEE Design Automation Conference (DAC), pp.\u00a0562\u2013567 (2007)","DOI":"10.1109\/DAC.2007.375227"},{"key":"26_CR6","doi-asserted-by":"publisher","first-page":"2006","DOI":"10.1109\/MM.2006.82","volume":"26","author":"N.L. Binkert","year":"2006","unstructured":"Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The m5 simulator: Modeling networked systems. IEEE Micro 26, 2006 (2006)","journal-title":"IEEE Micro"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Black, B., Annavaram, M., Brekelbaum, N., DeVale, J., Jiang, L., Loh, G.H.: Die Stacking (3D) Microarchitecture. In: Proc.\u00a0of IEEE\/ACM International Symposium on Microarchitecture (Micro), pp.\u00a0469\u2013479 (2006)","DOI":"10.1109\/MICRO.2006.18"},{"key":"26_CR8","doi-asserted-by":"publisher","first-page":"2507","DOI":"10.1109\/TED.2006.882043","volume":"53","author":"J. Burns","year":"2006","unstructured":"Burns, J., Aull, B., Chen, C., Chen, C., Keast, C., Knecht, J., Suntharalingam, V., Warner, K., Wyatt, P., Yost, D.: A Wafer-Scale 3-D Circuit Integration Technology. IEEE Trans. Electron Devices 53, 2507\u20132516 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"26_CR9","unstructured":"CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. \n                  http:\/\/www.hpl.hp.com\/research\/cacti\/"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"Chakrapani, L.N., Gyllenhaal, J., Hwu, W.W., Mahlke, S.A., Palem, K.V., Rabbah, R.M.: Trimaran: An infrastructure for research. In: in Instruction-Level Parallelism. Lecture Notes in Computer Science, p. 2005 (2004)","DOI":"10.1007\/11532378_4"},{"key":"26_CR11","unstructured":"Chau, L.P., Jing, X.: Efficient three-step search algorithm for block motion estimation video coding. In: Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing, pp.\u00a0421\u2013424 (2003)"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Chen, K.N., Lee, S., Andry, P., Tsang, C., Topol, A., Lin, Y., Lu, J., Young, A., Ieong, M., Haensch, W.: Structure Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits. In: Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp.\u00a0367\u2013370 (2006)","DOI":"10.1109\/IEDM.2006.346785"},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Chen, M., Chen, E., Lai, J.Y., Wang, Y.P.: Thermal Investigation for Multiple Chips 3D Packages. In: Proc. of Electronics Packaging Technology Conference, pp.\u00a0559\u2013564 (2008)","DOI":"10.1109\/EPTC.2008.4763492"},{"key":"26_CR14","doi-asserted-by":"publisher","first-page":"1121","DOI":"10.1109\/JPROC.2006.873616","volume":"94","author":"T. Claasen","year":"2006","unstructured":"Claasen, T.: An Industry Perspective on Current and Future State of the Art in System-on-Chip (SoC) Technology. Proceedings of the IEEE 94, 1121\u20131137 (2006)","journal-title":"Proceedings of the IEEE"},{"key":"26_CR15","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/5.920581","volume":"89","author":"J. Cong","year":"2001","unstructured":"Cong, J.: An interconnect-centric design flow for nanometer technologies. Proceedings of the IEEE 89, 505\u2013528 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Cong, J., Luo, G.: A multilevel analytical placement for 3D ICs. In: Proc. of Asia and South Pacific Design Automation Conference, pp.\u00a0361\u2013366 (2009)","DOI":"10.1109\/ASPDAC.2009.4796507"},{"key":"26_CR17","unstructured":"Cong, J., Zhang, Y.: Thermal Via Planning for 3-D ICs. In: Proc. of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.\u00a0745\u2013752 (2005)"},{"key":"26_CR18","unstructured":"Crowley, M., Al-Shamma, A., Bosch, D., Farmwald, M., Fasoli, L.: 512 Mb PROM with 8 layers of antifuse\/diode cells. In: IEEE Intl. Solid-State Circuit Conf. (ISSCC), p.\u00a0284 (2003)"},{"issue":"6","key":"26_CR19","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1147\/JRD.2008.5388561","volume":"32","author":"P. Emma","year":"2008","unstructured":"Emma, P., Kursun, E.: Is 3D chip technology the next growth engine for performance improvement? IBM Journal of Research and Development 32(6), 541\u2013552 (2008)","journal-title":"IBM Journal of Research and Development"},{"key":"26_CR20","volume-title":"Embedded Computing: A VLIW Approach to Architecture","author":"J.A. Fisher","year":"2004","unstructured":"Fisher, J.A., Faraboschi, P., Young, C.: Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann (2004)"},{"key":"26_CR21","doi-asserted-by":"crossref","unstructured":"Garrou, P., Bower, C., Ramm, P.: Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits. Wiley (2008)","DOI":"10.1002\/9783527623051"},{"key":"26_CR22","unstructured":"Gibert, E., Sanchez, J., Gonzales, A.: Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor. In: Proceedings of the 35 th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0123\u2013133 (2002)"},{"key":"26_CR23","unstructured":"Gibert, E., Sanchez, J., Gonzales, A.: Local Scheduling Techniques for Memory Coherence in a Clustered VLIW Processor with a Distributed Data Cache. In: Proceedings of the International Symposium on Code Generation and Optimization, pp.\u00a0193\u2013203 (2003)"},{"key":"26_CR24","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/TCAD.2006.870069","volume":"25","author":"B. Goplen","year":"2006","unstructured":"Goplen, B., Sapatnekar, S.: Placement of thermal vias in 3-D ICs using various thermal objectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 692\u2013709 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"26_CR25","doi-asserted-by":"crossref","unstructured":"Gu, S., Marchal, P., Facchini, M., Wang, F., Suh, M., Lisk, D., Nowak, M.: Stackable memory of 3D chip integration for mobile applications. In: Proc. of IEEE International Electron Devices Meeting (IEDM), pp.\u00a01\u20134 (2008)","DOI":"10.1109\/IEDM.2008.4796821"},{"key":"26_CR26","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MCAS.2006.264840","volume":"6","author":"H. Harrer","year":"2006","unstructured":"Harrer, H., Katopis, G., Becker, W.: From chips to systems via packaging - A comparison of IBM\u2019s mainframe servers. IEEE Circuits and Systems Magazine 6, 32\u201341 (2006)","journal-title":"IEEE Circuits and Systems Magazine"},{"issue":"5","key":"26_CR27","doi-asserted-by":"publisher","first-page":"669","DOI":"10.1109\/76.856445","volume":"10","author":"Z.L. He","year":"2000","unstructured":"He, Z.L., Tsui, C.Y., Chan, K.K., Liou, M.: Low-power vlsi design for motion estimation using adaptive pixel truncation. IEEE Trans. on Circuits and Systems for Video Technology 10(5), 669\u2013678 (2000)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"26_CR28","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/TCAD.2006.883925","volume":"26","author":"M. Healy","year":"2007","unstructured":"Healy, M., Vittes, M., Ekpanyapong, M., Ballapuram, C.S., Lim, S.K., Lee, H.H.S., Loh, G.H.: Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, 38\u201352 (2007)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"26_CR29","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proceedings of the IEEE 89, 490\u2013504 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"26_CR30","doi-asserted-by":"publisher","first-page":"757","DOI":"10.1109\/JSSC.2008.917523","volume":"43","author":"M. Horowitz","year":"2008","unstructured":"Horowitz, M., Stark, D., Alon, E.: Digital circuit design trends. IEEE Journal of Solid-State Circuits 43, 757\u2013761 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"26_CR31","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MM.2011.60","volume":"31","author":"W. Huang","year":"2011","unstructured":"Huang, W., Allen-Ware, M., Carter, J., Cheng, E., Skadron, K., Stan, M.: Temperature-aware architecture: Lessons and opportunities. IEEE Micro 31(3), 82\u201386 (2011)","journal-title":"IEEE Micro"},{"key":"26_CR32","unstructured":"Huang, Y., Chen, T.C., Tsai, C.H., Chen, C.Y., Chen, T.W., Chen, C.S., Shen, C.F., Ma, S.Y., Wang, T.C., Hsieh, B.Y., Fang, H.C., Chen, L.G.: A 1.3TOPS H.264\/AVC single-chip encoder for HDTV applications. In: International Solid-State Circuit Conference, pp.\u00a0128\u2013129. San Francisco (2005)"},{"key":"26_CR33","doi-asserted-by":"crossref","unstructured":"Hwang, C.G.: New paradigms in the silicon industry. In: Proc. of Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp.\u00a019\u201326 (2006)","DOI":"10.1109\/IEDM.2006.346835"},{"key":"26_CR34","unstructured":"International Technology Roadmap for Semiconductors(ITRS): \n                  http:\/\/www.itrs.net"},{"key":"26_CR35","doi-asserted-by":"crossref","unstructured":"Itoh, K.: VLSI Memory Chip Design. Springer (2001)","DOI":"10.1007\/978-3-662-04478-0"},{"issue":"1","key":"26_CR36","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/TCAPT.2009.2020916","volume":"33","author":"A. Jain","year":"2010","unstructured":"Jain, A., Jones, R., Chatterjee, R., Pozder, S.: Analytical and numerical modeling of the thermal performance of three-dimensional integrated circuits. IEEE Transactions on Components and Packaging Technologies 33(1), 56\u201363 (2010)","journal-title":"IEEE Transactions on Components and Packaging Technologies"},{"issue":"4","key":"26_CR37","doi-asserted-by":"publisher","first-page":"885","DOI":"10.1109\/30.982804","volume":"47","author":"E. Jaspers","year":"2001","unstructured":"Jaspers, E., de\u00a0With, P.: Bandwidth reduction for video processing in consumer systems. IEEE Trans. on Consumer Electronics 47(4), 885\u2013894 (2001)","journal-title":"IEEE Trans. on Consumer Electronics"},{"key":"26_CR38","unstructured":"Jung, S.M., Jang, J., Cho, W., Moon, J., Kwak, K.: The Revolutionary and Truly 3-Dimensional 25F2 SRAM Technology with the Smallest S3 (Stacked Single-Crystal Si) cell, 0.16\u03bcm2, and SSTFT (Stacked Single-Crystal Thin Film Transistor) for Ultra High Density SRAM. In: Proc. of Symposium on VLSI Technology, pp.\u00a0228\u2013229 (2004)"},{"key":"26_CR39","doi-asserted-by":"crossref","unstructured":"Jung, S.M., Jang, J., Kim, K.: Three Dimensionally Stacked NAND Flash Memory Technology Using Stacked Single Crystal Si Layers in ILD and TANOS Structure for Beyond 30\u00a0nm Node. In: Technical Digest of IEEE International Electron Devices Meeting (IEDM), pp.\u00a037\u201340 (2006)","DOI":"10.1109\/IEDM.2006.346902"},{"key":"26_CR40","unstructured":"Kathail, V., Schlansker, M.S., Rau, B.R.: Hpl-pd architecture specification: Version 1.1. Tech. rep., Hewlett-Packard Company (2000)"},{"key":"26_CR41","doi-asserted-by":"crossref","unstructured":"Kgil, T., D\u2019Souza, S., Saidi, A., Binkert, N., Dreslinski, R., Reinhardt, S., Flautner, K., Mudge, T.: PicoServer: Using 3D Stacking Technology To Enable A Compact Energy Efficient Chip Multiprocessor. In: Proc. of 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2006)","DOI":"10.1145\/1168857.1168873"},{"key":"26_CR42","doi-asserted-by":"crossref","unstructured":"Khailany, K., Williams, T., Lin, J., Long, E.P., Rygh, M., W.Tovey, D., J.Dally, W.: A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing. IEEE JOURNAL OF SOLID-STATE CIRCUITS 43 (2008)","DOI":"10.1109\/JSSC.2007.909331"},{"key":"26_CR43","doi-asserted-by":"crossref","unstructured":"Kim, M., Hwang, I., Chae, S.I.: A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC\/H.264. In: Proc. Asia and South Pacific Design Automation Conference, pp.\u00a0631\u2013634 (2005)","DOI":"10.1145\/1120725.1120980"},{"issue":"6","key":"26_CR44","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1147\/JRD.2008.5388565","volume":"52","author":"S.J. Koester","year":"2008","unstructured":"Koester, S.J., Young, A.M., Yu, R.R., Purushothaman, S., Chen, K.N., La\u00a0Tulipe, D.C., Rana, N., Shi, L., Wordeman, M.R., Sprogis, E.J.: Wafer-level 3D integration technology. IBM Journal of Research and Development 52(6), 583\u2013597 (2008)","journal-title":"IBM Journal of Research and Development"},{"key":"26_CR45","volume-title":"DSP","author":"P. Lapsley","year":"1997","unstructured":"Lapsley, P., Bier, J., Shoham, A., Lee, E.A.: DSP Processor Fundamentals: Architectures and Features. IEEE Press (1997)"},{"key":"26_CR46","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.: MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In: Proc. of IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0330\u2013335 (1997)"},{"issue":"4","key":"26_CR47","doi-asserted-by":"publisher","first-page":"885","DOI":"10.1109\/JMEMS.2011.2148161","volume":"20","author":"S. Lee","year":"2011","unstructured":"Lee, S., Chen, K.N., Lu, J.Q.: Wafer-to-wafer alignment for three-dimensional integration: A review. Journal of Microelectromechanical Systems 20(4), 885\u2013898 (2011)","journal-title":"Journal of Microelectromechanical Systems"},{"key":"26_CR48","doi-asserted-by":"crossref","unstructured":"Li, R., Zeng, B., Liou, M.L.: A new three-step search algorithm for block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology 4, 438\u2013442 (Aug.)","DOI":"10.1109\/76.313138"},{"key":"26_CR49","doi-asserted-by":"crossref","unstructured":"Liu, C.C., Ganusov, I., Burtscher, M., Tiwari, S.: Bridging the Processor-Memory Performance Gap with 3D IC Technology. IEEE Design and Test of Computers 22, 556?64 (2005)","DOI":"10.1109\/MDT.2005.134"},{"key":"26_CR50","doi-asserted-by":"crossref","unstructured":"Loh, G.: 3D-stacked memory architecture for multi-core processors. In: Proceedings of the 35th ACM\/IEEE Intl. Conf. on Computer Architecture (2008)","DOI":"10.1109\/ISCA.2008.15"},{"key":"26_CR51","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/MM.2007.59","volume":"27","author":"G. Loh","year":"2007","unstructured":"Loh, G., Xie, Y., Black, B.: Processor Design in 3D Die-Stacking Technologies. IEEE Micro 27, 31\u201348 (2007)","journal-title":"IEEE Micro"},{"key":"26_CR52","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/JPROC.2008.2007458","volume":"97","author":"J.Q. Lu","year":"2009","unstructured":"Lu, J.Q.: 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems. Proceedings of the IEEE 97, 18\u201330 (2009)","journal-title":"Proceedings of the IEEE"},{"key":"26_CR53","unstructured":"Lu, J.Q., Cale, T., Gutmann, R.: Wafer-level three-dimensional hyper-integration technology using dielectric adhesive wafer bonding. Materials for Information Technology: Devices, Interconnects and Packaging (Eds. E. Zschech, C. Whelan, T. Mikolajick) pp.\u00a0386\u2013397 (Springer-Verlag (London) Ltd, August 2005)"},{"key":"26_CR54","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1147\/rd.491.0145","volume":"49","author":"R. Matick","year":"2005","unstructured":"Matick, R., Schuster, S.: Logic-based eDRAM: Origins and rationale for use. IBM J. Res. & Dev. 49, 145\u2013165 (2005)","journal-title":"IBM J. Res. & Dev."},{"key":"26_CR55","doi-asserted-by":"crossref","unstructured":"M.Facchini, T.Carlson, A.Vignon, M.Palkovic, F.Catthoor, W.Dehaene, L.Benini, P.Marchal: System-level power\/performance evaluation of 3d stacked drams for mobile applications. In: Proc. of Design, Automation & Test in Europe Conference & Exhibition, pp.\u00a0923\u2013928 (2009)","DOI":"10.1109\/DATE.2009.5090797"},{"key":"26_CR56","unstructured":"Moor, P.D., Ruythooren, W., Soussan, P., Swinnen, B., Baert, K., Hoof, C.V., Beyne, E.: Recent advances in 3d integration at imec. Enabling Technologies for 3-D Integration (edited by C.A. Bower, P.E. Garrou, P. Ramm, and K. Takahashi) (2006)"},{"key":"26_CR57","doi-asserted-by":"crossref","unstructured":"Morrow, P., Black, B., Kobrinsky, M., Muthukumar, S., Nelson, D., Park, C.M., Webb, C.: Design and fabrication of 3d microprocessors. Enabling Technologies for 3-D Integration (edited by C.A. Bower, P.E. Garrou, P. Ramm, and K. Takahashi) (2006)","DOI":"10.1557\/PROC-0970-Y03-02"},{"issue":"9","key":"26_CR58","doi-asserted-by":"crossref","first-page":"1667","DOI":"10.1109\/TVLSI.2010.2055247","volume":"19","author":"R. Nain","year":"2011","unstructured":"Nain, R., Chrzanowska-Jeske, M.: Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(9), 1667\u20131680 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"26_CR59","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"P.R. Panda","year":"2001","unstructured":"Panda, P.R., Catthoor, F., Dutt, N.D., Danckaert, K., Brockmeyer, E., Kulkarni, C., Kjeldsberg, P.G.: Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems 6, 149\u2013206 (2001)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"26_CR60","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1109\/76.499840","volume":"6","author":"L.M. Po","year":"1996","unstructured":"Po, L.M., Ma, W.C.: A novel four-step search algorithm for fast block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology 6, 313\u2013317 (1996)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"26_CR61","doi-asserted-by":"crossref","unstructured":"Pozder, S., Chatterjee, R., Jain, A., Huang, Z., Jones, R., Acosta, E.: Progress of 3D Integration Technologies and 3D Interconnects. In: Proc. of IEEE International Interconnect Technology Conference, pp.\u00a0213\u2013215 (2007)","DOI":"10.1109\/IITC.2007.382393"},{"key":"26_CR62","doi-asserted-by":"crossref","unstructured":"Pozder, S., Jones, R., Adams, V., Li, H.F., Canonico, M., Zollner, S., Lee, S., Gutmann, R., Lu, J.Q.: Exploration of the scaling limits of 3d integration. Enabling Technologies for 3-D Integration (edited by C.A. Bower, P.E. Garrou, P. Ramm, and K. Takahashi) (2006)","DOI":"10.1557\/PROC-0970-Y02-01"},{"key":"26_CR63","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1109\/MDT.2006.64","volume":"23","author":"P. Rickert","year":"2006","unstructured":"Rickert, P., Krenik, W.: Cell phone integration: SiP, SoC, and PoP. IEEE Design & Test of Computers 23, 188\u2013195 (2006)","journal-title":"IEEE Design & Test of Computers"},{"issue":"1","key":"26_CR64","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/TDMR.2010.2068572","volume":"11","author":"S.K. Ryu","year":"2011","unstructured":"Ryu, S.K., Lu, K.H., Zhang, X., Im, J.H., Ho, P., Huang, R.: Impact of near-surface thermal stresses on interfacial reliability of through-silicon vias for 3-D interconnects. IEEE Transactions on Device and Materials Reliability 11(1), 35\u201343 (2011)","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"issue":"4","key":"26_CR65","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1109\/JSSC.2010.2040310","volume":"45","author":"M. Saen","year":"2010","unstructured":"Saen, M., Osada, K., Okuma, Y., Niitsu, K., Shimazaki, Y., Sugimori, Y., Kohama, Y., Kasuga, K., Nonomura, I., Irie, N., Hattori, T., Hasegawa, A., Kuroda, T.: 3-D System Integration of Processor and Multi-Stacked SRAMs Using Inductive-Coupling Link. IEEE Journal of Solid-State Circuits 45(4), 856\u2013862 (2010)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"26_CR66","doi-asserted-by":"crossref","unstructured":"Sapatnekar, S.: Addressing thermal and power delivery bottlenecks in 3D circuits. In: Proc. of Asia and South Pacific Design Automation Conference, pp.\u00a0423\u2013428 (2009)","DOI":"10.1109\/ASPDAC.2009.4796518"},{"issue":"12","key":"26_CR67","doi-asserted-by":"publisher","first-page":"1987","DOI":"10.1109\/TCAD.2010.2061610","volume":"29","author":"C. Seiculescu","year":"2010","unstructured":"Seiculescu, C., Murali, S., Benini, L., De\u00a0Micheli, G.: SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29(12), 1987\u20132000 (2010)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"26_CR68","unstructured":"SEMATECH Consortium. \n                  http:\/\/www.sematech.org"},{"key":"26_CR69","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/MSP.2003.1184377","volume":"20","author":"W. Strauss","year":"2003","unstructured":"Strauss, W.: The real DSP chip market. IEEE Signal Processing Magazine 20, 83 (2003)","journal-title":"IEEE Signal Processing Magazine"},{"key":"26_CR70","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/76.709403","volume":"8","author":"J.Y. Tham","year":"1998","unstructured":"Tham, J.Y., Ranganath, S., Ranganath, M., Kassim, A.A.: A novel unrestricted center-biased diamond search algorithms for block motion estimation. IEEE Trans. on Circuits and Systems for Video Technology 8, 369\u2013377 (1998)","journal-title":"IEEE Trans. on Circuits and Systems for Video Technology"},{"key":"26_CR71","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1109\/83.821744","volume":"9","author":"J.Y. Tham","year":"2000","unstructured":"Tham, J.Y., Ranganath, S., Ranganath, M., Kassim, A.A.: A new diamond search algorithm for fast block-matching motion estimation. IEEE Trans. on Image processing 9, 287\u2013290 (2000)","journal-title":"IEEE Trans. on Image processing"},{"key":"26_CR72","unstructured":"Sveriges Television (SVT). \n                  http:\/\/www.svt.se"},{"key":"26_CR73","unstructured":"Wang, K.T., Chen, O.C.: Motion estimation using an efficient four-step search method. In: Proc. of IEEE International Symposium on Circuits and Systems, pp.\u00a0217\u2013220 (1998)"},{"key":"26_CR74","unstructured":"Wang, R., Li, J., Huang, C.: Motion compensation memory access optimization strategies for H.264\/AVC decoder. In: Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing, pp.\u00a097\u2013100 (2005)"},{"issue":"7","key":"26_CR75","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T. Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264\/AVC video coding standard. IEEE Trans. on Circuits and Systems on Video Technology 13(7), 560\u2013576 (2003)","journal-title":"IEEE Trans. on Circuits and Systems on Video Technology"},{"issue":"9","key":"26_CR76","doi-asserted-by":"crossref","first-page":"1655","DOI":"10.1109\/TVLSI.2010.2053565","volume":"19","author":"Q. Wu","year":"2011","unstructured":"Wu, Q., Zhang, T.: Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(9), 1655\u20131666 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"26_CR77","unstructured":"Wu, Z., Wolf, W.: Design study of shared memory in vliw video signal processors. In: Proceedings of the 1998 International Conference onParallel Architectures and Compilation Techniques, pp.\u00a052\u201359 (1998)"},{"key":"26_CR78","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W.A. Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the MemoryWall: Implications of the Obvious. Computer Architecture News 23, 20\u201324 (1995)","journal-title":"Computer Architecture News"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T04:53:38Z","timestamp":1557809618000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":78,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_26","relation":{},"subject":[],"published":{"date-parts":[[2013]]}}}