{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T10:12:39Z","timestamp":1743156759749,"version":"3.40.3"},"publisher-location":"New York, NY","reference-count":75,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_27","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T16:35:53Z","timestamp":1371659753000},"page":"867-903","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip"],"prefix":"10.1007","author":[{"given":"Iuliana","family":"Bacivarov","sequence":"first","affiliation":[]},{"given":"Wolfgang","family":"Haid","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"issue":"2","key":"27_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R. Alur","year":"1994","unstructured":"Alur, R., Dill, D.L.: A theory of timed automata. Theoretical Computer Science 126(2), 183\u2013235 (1994)","journal-title":"Theoretical Computer Science"},{"doi-asserted-by":"crossref","unstructured":"Bacivarov, I., Bouchhima, A., Yoo, S., Jerraya, A.A.: ChronoSym: A new approach for fast and accurate SoC cosimulation. International Journal of Embedded Systems (IJES) 1(1\/2), 103\u2013111 (2005). DOI\u00a0http:\/\/dx.doi.org\/10.1504\/IJES.2005.008812","key":"27_CR2","DOI":"10.1504\/IJES.2005.008812"},{"doi-asserted-by":"crossref","unstructured":"Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A.: Metropolis: An integrated electronic system design environment. Computer 36(4), 45\u201352 (2003). DOI\u00a0http:\/\/dx.doi.org\/10.1109\/MC.2003.1193228","key":"27_CR3","DOI":"10.1109\/MC.2003.1193228"},{"issue":"14","key":"27_CR4","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s11265-005-6648-1","volume":"41","author":"L. Benini","year":"2005","unstructured":"Benini, L., Bertozzi, D., Alessandro, B., Menichelli, F., Olivieri, M.: MPARM: Exploring the multi-processor SoC design space with SystemC. The Journal of VLSI Signal Processing 41, 169\u2013182(14) (2005). DOI\u00a0doi:10.1007\/s11265-005-6648-1","journal-title":"The Journal of VLSI Signal Processing"},{"issue":"1","key":"27_CR5","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A. Benveniste","year":"2003","unstructured":"Benveniste, A., Caspi, P., Edwards, S.A., Halbwachs, N., Le\u00a0Guernic, P., De\u00a0Simone, R.: The\u00a0synchronous languages 12 years later. Proceedings of the IEEE 91(1), 64\u201383 (2003)","journal-title":"Proceedings of the IEEE"},{"doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S.S., Brebner, G., Janneck, J.W., Eker, J., von Platen, C., Mattavelli, M., Raulet, M.: OpenDF \u2014 a dataflow toolset for reconfigurable hardware and multicore systems. In: First Swedish Workshop on Multi-Core Computing (MCC). Uppsala, Sweden (2008)","key":"27_CR6","DOI":"10.1145\/1556444.1556449"},{"doi-asserted-by":"crossref","unstructured":"Bleuler, S., Laumanns, M., Thiele, L., Zitzler, E.: PISA \u2013 a platform and programming language independent interface for search algorithms. In: Int\u2019l Conf. on Evolutionary Multi-Criterion Optimization (EMO), pp. 494\u2013508. Faro, Portugal (2003)","key":"27_CR7","DOI":"10.1007\/3-540-36970-8_35"},{"unstructured":"Chakraborty, S., K\u00fcnzli, S., Thiele, L.: A general framework for analyzing system properties in platform-based embedded system design. In: Proc. Design, Automation and Test in Europe (DATE), pp. 190\u2013195. Munich, Germany (2003)","key":"27_CR8"},{"issue":"1","key":"27_CR9","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/18.61109","volume":"37","author":"R.L. Cruz","year":"1991","unstructured":"Cruz, R.L.: A Calculus for Network Delay, Part I: Network Elements in Isolation. IEEE Trans. Inf. Theory 37(1), 114\u2013131 (1991)","journal-title":"Part I: Network Elements in Isolation. IEEE Trans. Inf. Theory"},{"unstructured":"Distributed Application Layer. URL http:\/\/www.tik.ee.ethz.ch\/~euretile","key":"27_CR10"},{"issue":"5","key":"27_CR11","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/MDT.2006.112","volume":"23","author":"D. Densmore","year":"2006","unstructured":"Densmore, D., Sangiovanni-Vincentelli, A., Passerone, R.: A platform-based taxonomy for ESL design. IEEE Design & Test of Computers 23(5), 359\u2013374 (2006)","journal-title":"IEEE Design & Test of Computers"},{"issue":"3","key":"27_CR12","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/5.558710","volume":"85","author":"S. Edwards","year":"1997","unstructured":"Edwards, S., Lavagno, L., Lee, E.A., Sangiovanni-Vincentelli, A.: Design of embedded systems: Formal models, validation, and synthesis. Proceedings of the IEEE 85(3), 366\u2013390 (1997)","journal-title":"Proceedings of the IEEE"},{"issue":"8","key":"27_CR13","doi-asserted-by":"publisher","first-page":"854","DOI":"10.1109\/TVLSI.2006.878473","volume":"14","author":"S.A. Edwards","year":"2006","unstructured":"Edwards, S.A., Tardieu, O.: SHIM: A Deterministic Model for Heterogeneous Embedded Systems. IEEE Trans. on VLSI Systems 14(8), 854\u2013867 (2006)","journal-title":"IEEE Trans. on VLSI Systems"},{"doi-asserted-by":"crossref","unstructured":"Edwards, S.A., Vadudevan, N., Tardieu, O.: Programming shared memory multiprocessors with deterministic message-passing concurrency: Compiling SHIM to Pthreads. In: Proc. Design, Automation and Test in Europe (DATE), pp. 1498\u20131503. Munich, Germany (2008)","key":"27_CR14","DOI":"10.1145\/1403375.1403735"},{"doi-asserted-by":"crossref","unstructured":"Falk, J., Haubelt, C., Zebelein, C., Teich, J.: Integrated modeling using finite state machines and dataflow graphs. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","key":"27_CR15","DOI":"10.1007\/978-1-4614-6859-2_30"},{"doi-asserted-by":"crossref","unstructured":"Geilen, M., Basten, T.: Kahn process networks and a reactive extension. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","key":"27_CR16","DOI":"10.1007\/978-1-4614-6859-2_32"},{"issue":"2","key":"27_CR17","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1145\/129630.129635","volume":"35","author":"D. Gelernter","year":"1992","unstructured":"Gelernter, D., Carriero, N.: Coordination languages and their significance. Commun. ACM 35(2), 97\u2013107 (1992)","journal-title":"Commun. ACM"},{"unstructured":"Gonz\u00e1lez\u00a0Harbour, M., Guti\u00e9rrez\u00a0Garc\u00eda, J.J., Palencia\u00a0Guti\u00e9rrez, J.C., Drake\u00a0Moyano, J.M.: MAST: Modeling and analysis suite for real time applications. In: Proc. Euromicro Conference on Real-Time Systems, pp. 125\u2013134. Delft, The Netherlands (2001)","key":"27_CR18"},{"doi-asserted-by":"crossref","unstructured":"Gordon, M.I., Thies, W., Amarasinghe, S.: Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In: Proc. Int\u2019l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 151\u2013162. San Jose, CA, USA (2006)","key":"27_CR19","DOI":"10.1145\/1168917.1168877"},{"issue":"2","key":"27_CR20","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/S0167-9260(04)00032-X","volume":"38","author":"M. Gries","year":"2004","unstructured":"Gries, M.: Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal 38(2), 131\u2013183 (2004)","journal-title":"Integration, the VLSI Journal"},{"issue":"3","key":"27_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1255456.1255461","volume":"12","author":"S. Ha","year":"2007","unstructured":"Ha, S., Kim, S., Lee, C.,, Yi, Y., Kwon, S., Joo, Y.P.: PeaCE: A hardware-software codesign environment for multimedia embedded systems. ACM Trans. Design Automation of Electronic Systems 12(3), 1\u201325 (2007)","journal-title":"ACM Trans. Design Automation of Electronic Systems"},{"doi-asserted-by":"crossref","unstructured":"Ha, S., Oh, H.: Decidable dataflow models for signal processing: Synchronous dataflow and its extensions. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","key":"27_CR22","DOI":"10.1007\/978-1-4614-6859-2_33"},{"doi-asserted-by":"crossref","unstructured":"Haid, W., Keller, M., Huang, K., Bacivarov, I., Thiele, L.: Generation and calibration of compositional performance analysis models for multi-processor systems. In: Proc. Int\u2019l Conf. on Systems, Architectures, Modeling and Simulation (IC-SAMOS), pp. 92\u201399. Samos, Greece (2009)","key":"27_CR23","DOI":"10.1109\/ICSAMOS.2009.5289246"},{"doi-asserted-by":"crossref","unstructured":"Haid, W., Schor, L., Huang, K., Bacivarov, I., Thiele, L.: Efficient execution of Kahn process networks on multi-processor systems using protothreads and windowed FIFOs. In: Proc. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), pp. 35\u201344. Grenoble, France (2009)","key":"27_CR24","DOI":"10.1109\/ESTMED.2009.5336828"},{"doi-asserted-by":"crossref","unstructured":"Hamann, A., Racu, R., Ernst, R.: Multi-dimensional robustness optimization in heterogeneous distributed embedded systems. In: Proc. Real Time and Embedded Technology and Applications Symposium (RTAS), pp. 269\u2013280. Bellevue, WA, United States (2007)","key":"27_CR25","DOI":"10.1109\/RTAS.2007.19"},{"key":"27_CR26","volume-title":"Timed automata based analysis of embedded system architectures","author":"M. Hendriks","year":"2006","unstructured":"Hendriks, M., Verhoef, M.: Timed automata based analysis of embedded system architectures. In: Workshop on Parallel and Distributed Real-Time Systems. Rhodes, Greece (2006)"},{"issue":"2","key":"27_CR27","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1049\/ip-cdt:20045088","volume":"152","author":"R. Henia","year":"2005","unstructured":"Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System level performance analysis \u2014 the SymTA\/S approach. IEE Proceedings Computers and Digital Techniques 152(2), 148\u2013166 (2005)","journal-title":"IEE Proceedings Computers and Digital Techniques"},{"issue":"1","key":"27_CR28","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/JPROC.2002.805825","volume":"91","author":"T.A. Henzinger","year":"2003","unstructured":"Henzinger, T.A., Horowitz, B., Kirsch, C.M.: Giotto: A time-triggered language for embedded programming. Proceedings of the IEEE 91(1), 84\u201399 (2003)","journal-title":"Proceedings of the IEEE"},{"unstructured":"Huang, K., Bacivarov, I., Liu, J., Haid, W.: A modular fast simulation framework for stream-oriented MPSoC. In: IEEE Symposium on Industrial Embedded Systems (SIES), pp. 74\u201381. Lausanne, Switzerland (2009)","key":"27_CR29"},{"doi-asserted-by":"crossref","unstructured":"Huang, K., Haid, W., Bacivarov, I., Keller, M., Thiele, L.: Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications. ACM Transactions in Embedded Computing Systems (TECS) (2012)","key":"27_CR30","DOI":"10.1145\/2146417.2146425"},{"unstructured":"IBM SDK for multicore acceleration: http:\/\/www-128.ibm.com\/developerworks\/power\/cell\/","key":"27_CR31"},{"doi-asserted-by":"crossref","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study. In: IEEE Workshop on Signal Processing Systems (SiPS), pp. 287\u2013292. Washington, D.C., USA (2008)","key":"27_CR32","DOI":"10.1109\/SIPS.2008.4671777"},{"unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. IFIP Congress, pp. 471\u2013475. Stockholm, Sweden (1974)","key":"27_CR33"},{"issue":"2","key":"27_CR34","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1145\/1151074.1151077","volume":"5","author":"T. Kangas","year":"2006","unstructured":"Kangas, T., Kukkala, P., Orsila, H., Salminen, E., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T.D.: UML-based multiprocessor SoC design framework. ACM Trans. on Embedded Computing Systems 5(2), 281\u2013320 (2006)","journal-title":"ACM Trans. on Embedded Computing Systems"},{"issue":"1","key":"27_CR35","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1455229.1455230","volume":"14","author":"J. Keinert","year":"2009","unstructured":"Keinert, J., Streub\u00fchr, M., Schlichter, T., Falk, J., Gladigau, J., Haubelt, C., Teich, J., Meredith, M.: SystemCoDesigner \u2014 an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. ACM Trans. on Design Automation of Electronic Systems 14(1), 1:1\u20131:23 (2009)","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"unstructured":"Kienhuis, B., Deprettere, E., Vissers, K., van\u00a0der Wolf, P.: An approach for quantitative analysis of application-specific dataflow architectures. In: Proc. Int\u2019l Conf. on Application-Specific Systems, Architectures and Processors (ASAP), pp. 338\u2013349. Washington, DC, USA (1997)","key":"27_CR36"},{"doi-asserted-by":"crossref","unstructured":"Kienhuis, B., Rijpkema, E., Deprettere, E.: Compaan: Deriving process networks from Matlab for embedded signal processing architectures. In: Proc. of the Int\u2019l Workshop on Hardware\/Software Codesign (CODES), pp. 13\u201317. San Diego, CA, USA (2000)","key":"27_CR37","DOI":"10.1145\/334012.334015"},{"doi-asserted-by":"crossref","unstructured":"de\u00a0Kock, E.A., Essink, G., Smits, W.J.M., van\u00a0der Wolf, P., Brunel, J.Y., Kruijtzer, W.M., Lieverse, P., Vissers, K.A.: YAPI: Application modeling for signal processing systems. In: Proc. Design Automation Conference (DAC), pp. 402\u2013405. Los Angeles, CA, USA (2000)","key":"27_CR38","DOI":"10.1145\/337292.337511"},{"issue":"1","key":"27_CR39","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1109\/JPROC.2002.805821","volume":"91","author":"H. Kopetz","year":"2003","unstructured":"Kopetz, H., Bauer, G.: The time-triggered architecture. Proceedings of the IEEE 91(1), 112\u2013126 (2003)","journal-title":"Proceedings of the IEEE"},{"doi-asserted-by":"crossref","unstructured":"Kraemer, S., Gao, L., Weinstock, J., Leupers, R., Ascheid, G., Meyr, H.: HySim: A fast simulation framework for embedded software development. In: Proc. Int\u2019l Conf. on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), pp. 75\u201380. Salzburg, Austria (2007)","key":"27_CR40","DOI":"10.1145\/1289816.1289837"},{"issue":"3","key":"27_CR41","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1367045.1367049","volume":"31","author":"A. Kumar","year":"2008","unstructured":"Kumar, A., Fernando, S., Ha, Y., Mesman, B., Corporaal, H.: Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA. ACM Trans. on Design Automation of Electronic Systems 31(3), 40:1\u201340:27 (2008)","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"doi-asserted-by":"crossref","unstructured":"K\u00fcnzli, S., Hamann, A., Ernst, R., Thiele, L.: Combined approach to system level performance analysis of embedded systems. In: Proc. Int\u2019l Conf. on Hardware\/Software Codesign and System Synthesis (CODES\/ISSS), pp. 63\u201368. Salzburg, Austria (2007)","key":"27_CR42","DOI":"10.1145\/1289816.1289835"},{"doi-asserted-by":"crossref","unstructured":"K\u00fcnzli, S., Poletti, F., Benini, L., Thiele, L.: Combining simulation and formal methods for system-level performance analysis. In: Proc. Design, Automation and Test in Europe (DATE), pp. 236\u2013241 (2006)","key":"27_CR43","DOI":"10.1109\/DATE.2006.244109"},{"doi-asserted-by":"crossref","unstructured":"Le\u00a0Boudec, J.Y., Thiran, P.: Network Calculus \u2014 A Theory of Deterministic Queuing Systems for the Internet, Lecture Notes in Computer Science, vol. 2050. Springer Verlag (2001)","key":"27_CR44","DOI":"10.1007\/3-540-45318-0"},{"doi-asserted-by":"crossref","unstructured":"Marwedel, P., Teich, J., Kouveli, G., Bacivarov, I., Thiele, L., Ha, S., Lee, C., Xu, Q., Huang, L.: Mapping of applications to MPSoCs. In: CODES+ISSS. October 9\u201314, 2011, Taipei, Taiwan. (2011)","key":"27_CR45","DOI":"10.1145\/2039370.2039390"},{"unstructured":"MathWorks Real-Time Workshop: http:\/\/www.mathworks.com\/products\/rtw\/","key":"27_CR46"},{"doi-asserted-by":"crossref","unstructured":"Mattson, T.G., Riepen, M., Lehnig, T., Brett, P., Haas, W., Kennedy, P., Howard, J., Vangal, S., Borkar, N., Ruhl, G., Dighe, S.: The 48-core SCC processor: The programmer\u2019s view. In: Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC \u201910, pp. 1\u201311. IEEE Computer Society, Washington, DC, USA (2010). DOI\u00a010.1109\/SC.2010.53. URL http:\/\/dx.doi.org\/10.1109\/SC.2010.53","key":"27_CR47","DOI":"10.1109\/SC.2010.53"},{"unstructured":"NI LabVIEW Microprocessor SDK: http:\/\/www.ni.com\/labview\/microprocessor_sdk.htm","key":"27_CR48"},{"issue":"3","key":"27_CR49","doi-asserted-by":"publisher","first-page":"542","DOI":"10.1109\/TCAD.2007.911337","volume":"27","author":"H. Nikolov","year":"2008","unstructured":"Nikolov, H., Stefanov, T., Deprettere, E.: Systematic and automated multiprocessor system design, programming, and implementation. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 27(3), 542\u2013555 (2008)","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"Paolucci, P.S., Jerraya, A.A., Leupers, R., Thiele, L., Vicini, P.: SHAPES: A tiled scalable software hardware architecture platform for embedded systems. In: Proc. Int\u2019l Conf. on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), pp. 167\u2013172. Seoul, South Korea (2006)","key":"27_CR50","DOI":"10.1145\/1176254.1176297"},{"unstructured":"Parks, T.M.: Bounded Scheduling of Process Networks. Ph.D. thesis, University of California, Berkeley (1995)","key":"27_CR51"},{"doi-asserted-by":"crossref","unstructured":"Perathoner, S., Wandeler, E., Thiele, L., Hamann, A., Schliecker, S., Henia, R., Racu, R., Ernst, R., Gonz\u00e1lez\u00a0Harbour, M.: Influence of different system abstractions on the performance analysis of distributed real-time systems. In: Proc. Int\u2019l Conf. on Embedded Software (EMSOFT), pp. 193\u2013202. Salzburg, Austria (2007). DOI\u00a0http:\/\/doi.acm.org\/10.1145\/1289927.1289959","key":"27_CR52","DOI":"10.1145\/1289927.1289959"},{"issue":"1","key":"27_CR53","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/JSSC.2005.859896","volume":"41","author":"D.C. Pham","year":"2006","unstructured":"Pham, D.C., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P.M., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D.L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., Yazawa, K.: Overview of the architecture, circuit design, and physical implementation of a first-generation Cell processor. IEEE Journal of Solid-State Circuits 41(1), 179\u2013196 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"27_CR54","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1504\/IJES.2008.020299","volume":"3","author":"A.D. Pimentel","year":"2008","unstructured":"Pimentel, A.D.: The Artemis workbench for system-level performance evaluation of embedded systems. Int. J. Embedded Systems 3(3), 181\u2013196 (2008)","journal-title":"Int. J. Embedded Systems"},{"issue":"2","key":"27_CR55","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A.D. Pimentel","year":"2006","unstructured":"Pimentel, A.D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. on Computers 55(2), 99\u2013112 (2006)","journal-title":"IEEE Trans. on Computers"},{"issue":"2","key":"27_CR56","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11265-007-0085-2","volume":"50","author":"A.D. Pimentel","year":"2008","unstructured":"Pimentel, A.D., Thompson, M., Polstra, S., Erbas, C.: Calibration of abstract performance models for system system-level design space exploration. Journal of Signal Processing Systems 50(2), 99\u2013114 (2008)","journal-title":"Journal of Signal Processing Systems"},{"unstructured":"Ptolemy web site: http:\/\/ptolemy.eecs.berkeley.edu","key":"27_CR57"},{"doi-asserted-by":"crossref","unstructured":"Rai, D., Yang, H., Bacivarov, I., Chen, J.J., Thiele, L.: Worst-case temperature analysis for real-time systems. In: Proc. Design, Automation and Test in Europe (DATE\u201911). Grenoble, France (2011)","key":"27_CR58","DOI":"10.1109\/DATE.2011.5763104"},{"unstructured":"RTEMS web page: http:\/\/www.rtems.com","key":"27_CR59"},{"doi-asserted-by":"crossref","unstructured":"Schliecker, S., Stein, S., Ernst, R.: Performance analysis of complex systems by integration of dataflow graphs and compositional performance analysis. In: Proc. Design, Automation and Test in Europe (DATE), pp. 273\u2013278 (2007)","key":"27_CR60","DOI":"10.1109\/DATE.2007.364603"},{"doi-asserted-by":"crossref","unstructured":"Schor, L., Bacivarov, I., Yang, H., Thiele, L.: Worst-case temperature guarantees for real-time applications on multi-core systems. In: Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Beijing, China (2012)","key":"27_CR61","DOI":"10.1109\/RTAS.2012.14"},{"doi-asserted-by":"crossref","unstructured":"Thiele, L., Bacivarov, I., Haid, W., Huang, K.: Mapping applications to tiled multiprocessor embedded systems. In: Proc. Int\u2019l Conf. on Application of Concurrency to System Design (ACSD), pp. 29\u201340. Bratislava, Slovak Republic (2007)","key":"27_CR62","DOI":"10.1109\/ACSD.2007.53"},{"doi-asserted-by":"crossref","unstructured":"Thiele, L., Chakraborty, S., Gries, M., K\u00fcnzli, S.: A framework for evaluating design tradeoffs in packet processing architectures. In: Proc. Design Automation Conference (DAC), pp.\u00a0880\u2013885. New Orleans, LA, USA (2002)","key":"27_CR63","DOI":"10.1145\/513918.514136"},{"unstructured":"Thiele, L., Chakraborty, S., Naedele, M.: Real-time calculus for scheduling hard real-time systems. In: Proc. Int\u2019l Symposium on Circuits and Systems (ISCAS), vol.\u00a04, pp. 101\u2013104. Geneva, Switzerland (2000)","key":"27_CR64"},{"doi-asserted-by":"crossref","unstructured":"Thiele, L., Schor, L., Yang, H., Bacivarov, I.: Thermal-aware system analysis and software synthesis for embedded multi-processors. In: Proc. Design Automation Conference (DAC), pp. 268 \u2013 273. ACM, San Diego, California, USA (2011)","key":"27_CR65","DOI":"10.1145\/2024724.2024786"},{"doi-asserted-by":"crossref","unstructured":"Vasudevan, N., Edwards, S.A.: Celling SHIM: Compiling deterministic concurrency to a heterogeneous multicore. In: Proc. ACM Symposium on Applied Computing (SAC), pp. 1626\u20131631. Honolulu, HI, USA (2009)","key":"27_CR66","DOI":"10.1145\/1529282.1529649"},{"doi-asserted-by":"crossref","unstructured":"Verdoolaege, S., Nikolov, H., Stefanov, T.: pn: A tool for improved derivation of process networks. EURASIP Journal on Embedded Systems 2007 (2007)","key":"27_CR67","DOI":"10.1155\/2007\/75947"},{"issue":"1","key":"27_CR68","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/30.125072","volume":"38","author":"G.K. Wallace","year":"1992","unstructured":"Wallace, G.K.: The JPEG still picture compression standard. IEEE Trans. on Consumer Electronics 38(1), 18\u201334 (1992). DOI\u00a010.1109\/30. 125072","journal-title":"IEEE Trans. on Consumer Electronics"},{"doi-asserted-by":"crossref","unstructured":"Wandeler, E., Thiele, L.: Optimal TDMA time slot and cycle length allocation for hard real-time systems. In: Proc. Asia and South Pacific Conf. on Design Automation (ASP-DAC), pp.\u00a0479\u2013484. Yokohama, Japan (2006)","key":"27_CR69","DOI":"10.1145\/1118299.1118417"},{"unstructured":"Wandeler, E., Thiele, L.: Real-Time Calculus (RTC) Toolbox. http:\/\/www.mpa.ethz.ch\/Rtctoolbox (2006). URL http:\/\/www.mpa.ethz.ch\/Rtctoolbox","key":"27_CR70"},{"issue":"6","key":"27_CR71","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1007\/s10009-006-0019-5","volume":"8","author":"E. Wandeler","year":"2006","unstructured":"Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System architecture evaluation using modular performance analysis: A case study. Int\u2019l Journal on Software Tools for Technology Transfer (STTT) 8(6), 649\u2013667 (2006)","journal-title":"Int\u2019l Journal on Software Tools for Technology Transfer (STTT)"},{"issue":"3","key":"27_CR72","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R. Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenstr\u00f6m, P.: The worst-case execution time problem \u2014 overview of methods and survey of tools. ACM Trans. on Embedded Computing Systems 7(3), 36:1\u201336:53 (2008)","journal-title":"ACM Trans. on Embedded Computing Systems"},{"unstructured":"Zitzler, E., Laumanns, M., Thiele, L.: SPEA2: Improving the strength pareto evolutionary algorithm for multiobjective optimization. In: Proc. Evolutionary Methods for Design, Optimisation, and Control (EUROGEN), pp. 95\u2013100. Athens, Greece (2001)","key":"27_CR73"},{"issue":"4","key":"27_CR74","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1109\/4235.797969","volume":"3","author":"E. Zitzler","year":"1999","unstructured":"Zitzler, E., Thiele, L.: Multiobjective Evolutionary Algorithms: A Comparative Case Study and the Strength Pareto Approach. IEEE Trans. on Evolutionary Computation 3(4), 257\u2013271 (1999)","journal-title":"IEEE Trans. on Evolutionary Computation"},{"doi-asserted-by":"crossref","unstructured":"Zitzler, E., Thiele, L., Bader, J.: SPAM: Set preference algorithm for multiobjective optimization. In: Conf. on Parallel Problem Solving From Nature (PPSN), pp. 847\u2013858. Dortmund, Germany (2008)","key":"27_CR75","DOI":"10.1007\/978-3-540-87700-4_84"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T18:21:58Z","timestamp":1674498118000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":75,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_27","relation":{},"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"10 May 2013","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}