{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:05:17Z","timestamp":1740096317461,"version":"3.37.3"},"publisher-location":"New York, NY","reference-count":74,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_29","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T12:35:53Z","timestamp":1371645353000},"page":"945-974","source":"Crossref","is-referenced-by-count":2,"title":["DSP Instruction Set Simulation"],"prefix":"10.1007","author":[{"given":"Florian","family":"Brandner","sequence":"first","affiliation":[]},{"given":"Nigel","family":"Horspool","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Krall","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Almer, O., B\u00f6hm, I., von Koch, T.J.K.E., Franke, B., Kyle, S.C., Seeker, V., Thompson, C., Topham, N.P.: Scalable multi-core simulation using parallel dynamic binary translation. In: International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, ICSAMOS \u201911, pp.\u00a0190\u2013199. IEEE (2011)","DOI":"10.1109\/SAMOS.2011.6045461"},{"issue":"2","key":"29_CR2","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/L-CA.2007.12","volume":"6","author":"D. August","year":"2007","unstructured":"August, D., Chang, J., Girbal, S., Gracia-Perez, D., Mouchard, G., Penry, D.A., Temam, O., Vachharajani, N.: UNISIM: An open simulation environment and library for complex architecture design and collaborative development. IEEE Computer Architecture Letters 6(2), 45\u201348 (2007)","journal-title":"IEEE Computer Architecture Letters"},{"issue":"2","key":"29_CR3","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An infrastructure for computer system modeling. Computer 35(2), 59\u201367 (2002)","journal-title":"Computer"},{"issue":"5","key":"29_CR4","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1007\/s10766-005-7301-0","volume":"33","author":"R. Azevedo","year":"2005","unstructured":"Azevedo, R., Rigo, S., Bartholomeu, M., Araujo, G., Araujo, C., Barros, E.: The ArchC architecture description language and tools. Int. J. Parallel Program. 33(5), 453\u2013484 (2005). DOI \n                  http:\/\/dx.doi.org\/10.1007\/s10766-005-7301-0","journal-title":"Int. J. Parallel Program."},{"key":"29_CR5","unstructured":"Bartholomeu, M., Azevedo, R., Rigo, S., Araujo, G.: Optimizations for compiled simulation using instruction type information. In: Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), pp.\u00a074\u201381 (2004). DOI \n                  http:\/\/doi.ieeecomputersociety.org\/10.1109\/CAHPC.2004.28"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Bell, J.R.: Threaded code. Commun. ACM 16(6), 370\u2013372 (1973). DOI \n                  http:\/\/doi.acm.org\/10.1145\/362248.362270","DOI":"10.1145\/362248.362270"},{"key":"29_CR7","unstructured":"Bermudo, N., Horspool, N., Krall, A.: Control flow graph reconstruction for reverse compilation of assembly language programs with delayed instructions. In: SCAM\u201905: Proceedings of the Fifth International Workshop on Source Code Analysis and Manipulation, pp.\u00a0107\u2013116 (2005)"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"B\u00f6hm, I., von Koch, T.J.K.E., Kyle, S.C., Franke, B., Topham, N.: Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator. ACM SIGPLAN Notices 46(6), 74\u201385 (2011). DOI \n                  http:\/\/dx.doi.org\/10.1145\/1993316.1993508","DOI":"10.1145\/1993316.1993508"},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Brandner, F.: Precise simulation of interrupts using a rollback mechanism. In: SCOPES \u201909: Proceedings of the 12th International Workshop on Software and Compilers for Embedded Systems, pp.\u00a071\u201380 (2009)","DOI":"10.1145\/1543820.1543833"},{"key":"29_CR10","volume-title":"Fast and accurate simulation using the LLVM compiler framework. In: RAPIDO \u201909: 1st Workshop on","author":"F. Brandner","year":"2009","unstructured":"Brandner, F., Fellnhofer, A., Krall, A., Riegler, D.: Fast and accurate simulation using the LLVM compiler framework. In: RAPIDO \u201909: 1st Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (2009)"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Burtscher, M., Ganusov, I.: Automatic synthesis of high-speed processor simulators. In: MICRO 37: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a055\u201366 (2004). DOI \n                  http:\/\/dx.doi.org\/10.1109\/MICRO.2004.7","DOI":"10.1109\/MICRO.2004.7"},{"key":"29_CR12","unstructured":"Chiou, D., Sanjeliwala, H., Sunwoo, D., Xu, J.Z., Patil, N.: FPGA-based fast, cycle-accurate, full-system simulators. In: WARFP\u201906: Proceedings of the second Workshop on Architecture Research using FPGA Platforms (2006)"},{"key":"29_CR13","doi-asserted-by":"crossref","unstructured":"Chiou, D., Sunwoo, D., Kim, J., Patil, N., Reinhart, W.H., Johnson, D.E., Xu, Z.: The FAST methodology for high-speed SoC\/computer simulation. In: ICCAD \u201907: Proceedings of the 2007 IEEE\/ACM International Conference on Computer-Aided Design, pp.\u00a0295\u2013302 (2007)","DOI":"10.1109\/ICCAD.2007.4397280"},{"key":"29_CR14","doi-asserted-by":"crossref","unstructured":"Chiou, D., Sunwoo, D., Kim, J., Patil, N.A., Reinhart, W., Johnson, D.E., Keefe, J., Angepat, H.: FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators. In: MICRO \u201907: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0249\u2013261 (2007). DOI \n                  http:\/\/dx.doi.org\/10.1109\/MICRO.2007.16","DOI":"10.1109\/MICRO.2007.16"},{"key":"29_CR15","unstructured":"Chung, E.S., Hoe, J.C., Falsafi, B.: ProtoFlex: Co-simulation for component-wise FPGA emulator development. In: WARFP \u201906: In Proceedings of the 2nd Workshop on Architecture Research using FPGA Platforms (2006)"},{"key":"29_CR16","unstructured":"Chung, E.S., Nurvitadhi, E., Hoe, J.C., Falsafi, B., Mai, K.: A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs. In: FPGA \u201908: Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, pp.\u00a077\u201386 (2008). DOI \n                  http:\/\/doi.acm.org\/10.1145\/1344671.1344684"},{"issue":"2","key":"29_CR17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1534916.1534925","volume":"2","author":"E.S. Chung","year":"2009","unstructured":"Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Mai, K., Falsafi, B.: ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS 2(2), 1\u201332 (2009)","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS"},{"key":"29_CR18","doi-asserted-by":"crossref","unstructured":"Cmelik, B., Keppel, D.: Shade: A fast instruction-set simulator for execution profiling. In: SIGMETRICS \u201994: Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp.\u00a0128\u2013137 (1994)","DOI":"10.1145\/183018.183032"},{"key":"29_CR19","volume-title":"Rapid System Prototyping with","author":"R.C. Cofer","year":"2005","unstructured":"Cofer, R.C., Harding, B.: Rapid System Prototyping with FPGAs: Accelerating the Design Process. Newnes (2005)"},{"key":"29_CR20","unstructured":"Dehnert, J.C., Grant, B.K., Banning, J.P., Johnson, R., Kistler, T., Klaiber, A., Mattson, J.: The Transmeta Code MorphingTM software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In: CGO \u201903: Proceedings of the International Symposium on Code Generation and Optimization, pp.\u00a015\u201324 (2003)"},{"issue":"6","key":"29_CR21","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1109\/12.931892","volume":"50","author":"K. Ebcio\u011flu","year":"2001","unstructured":"Ebcio\u011flu, K., Altman, E., Gschwind, M., Sathaye, S.: Dynamic binary translation and optimization. IEEE Transactions on Computers 50(6), 529\u2013548 (2001)","journal-title":"IEEE Transactions on Computers"},{"key":"29_CR22","doi-asserted-by":"crossref","unstructured":"Ebcio\u011flu, K., Altman, E.R.: DAISY: Dynamic compilation for 100% architectural compatibility. In: ISCA \u201997: Proceedings of the 24th International Symposium on Computer Architecture, pp.\u00a026\u201337 (1997)","DOI":"10.1145\/264107.264126"},{"key":"29_CR23","unstructured":"Ebcio\u011flu, K., Altman, E.R., Gschwind, M., Sathaye, S.: Optimizations and oracle parallelism with dynamic translation. In: MICRO 32: Proceedings of the 32nd annual ACM\/IEEE International Symposium on Microarchitecture, pp.\u00a0284\u2013295 (1999)"},{"issue":"2","key":"29_CR24","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/2.982918","volume":"35","author":"J. Emer","year":"2002","unstructured":"Emer, J., Ahuja, P., Borch, E., Klauser, A., Luk, C.K., Manne, S., Mukherjee, S.S., Patil, H., Wallace, S., Binkert, N., Espasa, R., Juan, T.: Asim: A performance model framework. Computer 35(2), 68\u201376 (2002). DOI \n                  http:\/\/dx.doi.org\/10.1109\/2.982918","journal-title":"Computer"},{"key":"29_CR25","doi-asserted-by":"crossref","unstructured":"Errico, J.D., Qin, W.: Constructing portable compiled instruction-set simulators - an ADL-driven approach. In: DATE \u201906: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0112\u2013117 (2006)","DOI":"10.1109\/DATE.2006.244006"},{"issue":"8","key":"29_CR26","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1016\/j.sysarc.2006.11.003","volume":"53","author":"S. Farfeleder","year":"2007","unstructured":"Farfeleder, S., Krall, A., Horspool, N.: Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures. EUROMICRO Journal of Systems Architecture 53(8), 501\u2013510 (2007)","journal-title":"EUROMICRO Journal of Systems Architecture"},{"key":"29_CR27","unstructured":"Fauth, A., Praet, J.V., Freericks, M.: Describing instruction set processors using nML. In: EDTC \u201995: Proceedings of the 1995 European Conference on Design and Test, pp.\u00a0503\u2013507 (1995)"},{"key":"29_CR28","doi-asserted-by":"crossref","unstructured":"Fytraki, S., Pnevmatikatos, D.: ReSim, a trace-driven, reconfigurable ILP processor simulator. In: DATE \u201909: Proceedings of Design, Automation and Test in Europe 2009 (2009)","DOI":"10.1109\/DATE.2009.5090722"},{"key":"29_CR29","doi-asserted-by":"crossref","unstructured":"Gao, L., Kraemer, S., Leupers, R., Ascheid, G., Meyr, H.: A fast and generic hybrid simulation approach using C virtual machine. In: CASES \u201907: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp.\u00a03\u201312 (2007)","DOI":"10.1145\/1289881.1289885"},{"key":"29_CR30","doi-asserted-by":"publisher","unstructured":"Goossens, G., Lanneer, D., Geurts, W., Praet, J.V.: Design of ASIPs in multi-processor SoCs using the Chess\/Checkers retargetable tool suite. In: International Symposium on System-on-Chip, pp.\u00a01\u20134 (2006). DOI \n                  10.1109\/ISSOC.2006.321968","DOI":"10.1109\/ISSOC.2006.321968"},{"issue":"1","key":"29_CR31","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1145\/373574.373592","volume":"29","author":"M. Gschwind","year":"2001","unstructured":"Gschwind, M., Altman, E.: Optimization and precise exceptions in dynamic compilation. ACM SIGARCH Computer Architecture News 29(1), 66\u201374 (2001)","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"3","key":"29_CR32","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/2.825696","volume":"33","author":"M. Gschwind","year":"2000","unstructured":"Gschwind, M., Altman, E.R., Sathaye, S., Ledak, P., Appenzeller, D.: Dynamic and transparent binary translation. Computer 33(3), 54\u201359 (2000). DOI \n                  http:\/\/dx.doi.org\/10.1109\/2.825696","journal-title":"Computer"},{"key":"29_CR33","unstructured":"Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: A language for architecture exploration through compiler\/simulator retargetability. In: DATE \u201999: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0485\u2013490 (1999). DOI \n                  http:\/\/doi.acm.org\/10.1145\/307418.307549"},{"issue":"3","key":"29_CR34","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1093\/comjnl\/23.3.223","volume":"23","author":"R.N. Horspool","year":"1980","unstructured":"Horspool, R.N., Marovac, N.: An approach to the problem of detranslation of computer programs. Comput. J. 23(3), 223\u2013229 (1980)","journal-title":"Comput. J."},{"key":"29_CR35","volume-title":"Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon)","author":"P. Ienne","year":"2006","unstructured":"Ienne, P., Leupers, R.: Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2006)"},{"key":"29_CR36","doi-asserted-by":"crossref","unstructured":"Jones, D., Topham, N.P.: High speed CPU simulation using LTU dynamic binary translation. In: HiPEAC\u201909: Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, pp.\u00a050\u201364 (2009)","DOI":"10.1007\/978-3-540-92990-1_6"},{"issue":"9","key":"29_CR37","doi-asserted-by":"publisher","first-page":"963","DOI":"10.1002\/spe.4380110908","volume":"11","author":"P. Klint","year":"1981","unstructured":"Klint, P.: Interpretation techniques. Software: Practice and Experience 11(9), 963 \u2013 973 (1981)","journal-title":"Software: Practice and Experience"},{"key":"29_CR38","first-page":"222","volume":"3553","author":"A. Krall","year":"2005","unstructured":"Krall, A., Farfeleder, S., Horspool, N.: Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures. In: SAMOS \u201905: Proceedings of the International Workshop on Systems, Architectures, Modeling, and Simulation, LNCS 3553, pp.\u00a0222\u2013231 (2005)","journal-title":"LNCS"},{"key":"29_CR39","unstructured":"Kudlugi, M., Hassoun, S., Selvidge, C., Pryor, D.: A transaction-based unified simulation\/emulation architecture for functional verification. In: DAC \u201901: Proceedings of the 38th Conference on Design Automation, pp.\u00a0623\u2013628 (2001). DOI \n                  http:\/\/doi.acm.org\/10.1145\/378239.379036"},{"key":"29_CR40","unstructured":"Lantz, R.E.: Fast functional simulation with parallel Embra. In: 4th Annual Workshop on Modeling, Benchmarking and Simulation, MOBS\u201908 (2008)"},{"key":"29_CR41","volume-title":"Computer","author":"J. Larus","year":"2005","unstructured":"Larus, J.: Assemblers, linkers and the SPIM simulator. In: D.A. Patterson, J.L. Hennessy (eds.) Computer Organization and Design: The Hardware\/software Interface. Morgan Kaufmann (2005)"},{"key":"29_CR42","unstructured":"Magnusson, P.S.: Efficient instruction cache simulation and execution profiling with a threaded-code interpreter. In: WSC \u201997: Proceedings of the 29th Conference on Winter Simulation, pp.\u00a01093\u20131100 (1997). DOI \n                  http:\/\/doi.acm.org\/10.1145\/268437.268745"},{"issue":"2","key":"29_CR43","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., H\u00e5llberg, G., H\u00f6gberg, J.,\u00a0Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer 35(2), 50\u201358 (2002)","journal-title":"Computer"},{"key":"29_CR44","unstructured":"May, C.: Mimic: a fast System\/370 simulator. In: Symposium on Interpreters and Interpretive Techniques, pp.\u00a01\u201313 (1987). DOI \n                  http:\/\/doi.acm.org\/10.1145\/29650.29651"},{"issue":"8","key":"29_CR45","doi-asserted-by":"publisher","first-page":"877","DOI":"10.1002\/spe.4380210807","volume":"21","author":"C. Mills","year":"1991","unstructured":"Mills, C., Ahalt, S.C., Fowler, J.: Compiled instruction set simulation. Software: Practice and Experience 21(8), 877\u2013889 (1991)","journal-title":"Software: Practice and Experience"},{"key":"29_CR46","volume-title":"Processor Description Languages","author":"P. Mishra","year":"2008","unstructured":"Mishra, P., Dutt, N.: Processor Description Languages, Volume\u00a01. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2008)"},{"issue":"12","key":"29_CR47","doi-asserted-by":"publisher","first-page":"3464","DOI":"10.1093\/ietfec\/e89-a.12.3464","volume":"E89-A","author":"Y. Nakamura","year":"2006","unstructured":"Nakamura, Y., Hosokawa, K.: Fast FPGA-emulation-based simulation environment for custom processors. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E89-A(12), 3464\u20133470 (2006)","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"},{"key":"29_CR48","unstructured":"Nakamura, Y., Hosokawa, K., Kuroda, I., Yoshikawa, K., Yoshimura, T.: A fast hardware\/software co-verification method for system-on-a-chip by using a C\/C++ simulator and FPGA emulator with shared register communication. In: DAC \u201904: Proceedings of the 41st annual Conference on Design Automation, pp.\u00a0299\u2013304 (2004). DOI \n                  http:\/\/doi.acm.org\/10.1145\/996566.996655"},{"key":"29_CR49","doi-asserted-by":"crossref","unstructured":"Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H., Hoffmann, A.: A universal technique for fast and flexible instruction-set architecture simulation. In: DAC \u201902: Proceedings of the 39th Conference on Design Automation, pp.\u00a022\u201327 (2002)","DOI":"10.1145\/513926.513927"},{"issue":"4","key":"29_CR50","doi-asserted-by":"publisher","first-page":"815","DOI":"10.1145\/362652.362662","volume":"5","author":"S. Pees","year":"2000","unstructured":"Pees, S., Hoffmann, A., Meyr, H.: Retargetable compiled simulation of embedded processors using a machine description language. ACM Transactions on Design Automation of Electronic Systems. 5(4), 815\u2013834 (2000)","journal-title":"ACM Transactions on Design Automation of Electronic Systems."},{"key":"29_CR51","unstructured":"Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: A-Ports: An efficient abstraction for cycle-accurate performance models on FPGAs. In: FPGA \u201908: Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays, pp.\u00a087\u201396 (2008). DOI \n                  http:\/\/doi.acm.org\/10.1145\/1344671.1344685"},{"key":"29_CR52","doi-asserted-by":"publisher","unstructured":"Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: Quick performance models quickly: Closely-coupled partitioned simulation on FPGAs. In: ISPASS \u201908: IEEE International Symposium on Performance Analysis of Systems and Software, pp.\u00a01\u201310 (2008). DOI \n                  10.1109\/ISPASS.2008.4510733","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"29_CR53","unstructured":"Proebsting, T.A.: Optimizing an ANSI C interpreter with superoperators. In: POPL \u201995: Proceedings of the 22nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pp.\u00a0322\u2013332 (1995). DOI \n                  http:\/\/doi.acm.org\/10.1145\/199448.199526"},{"key":"29_CR54","unstructured":"Qin, W., D\u2019Errico, J., Zhu, X.: A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation. In: Proceedings of the 4th international conference on Hardware\/software codesign and system synthesis, CODES+ISSS \u201906, pp.\u00a0193\u2013198. ACM, New York, NY, USA (2006). DOI \n                  http:\/\/doi.acm.org\/10.1145\/1176254.1176302\n                  \n                . URL \n                  http:\/\/doi.acm.org\/10.1145\/1176254.1176302"},{"key":"29_CR55","doi-asserted-by":"publisher","unstructured":"Raghav, S., Ruggiero, M., Atienza, D., Pinto, C., Marongiu, A., Benini, L.: Scalable instruction set simulator for thousand-core architectures running on gpgpus. In: International Conference on High Performance Computing and Simulation, HPCS \u201910, pp.\u00a0459\u2013466. IEEE (2010). DOI \n                  10.1109\/HPCS.2010.5547092","DOI":"10.1109\/HPCS.2010.5547092"},{"key":"29_CR56","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Dutt, N.: Generic pipelined processor modeling and high performance cycle-accurate simulator generation. In: DATE \u201905: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0786\u2013791 (2005). DOI \n                  http:\/\/dx.doi.org\/10.1109\/DATE.2005.166","DOI":"10.1109\/DATE.2005.166"},{"issue":"2","key":"29_CR57","doi-asserted-by":"crossref","first-page":"431","DOI":"10.1145\/1151074.1151083","volume":"5","author":"M. Reshadi","year":"2006","unstructured":"Reshadi, M., Dutt, N., Mishra, P.: A retargetable framework for instruction-set architecture simulation. ACM Transactions on Embedded Computing Systems (TECS) 5(2), 431\u2013452 (2006)","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"29_CR58","unstructured":"Reshadi, M., Mishra, P., Dutt, N.: Instruction set compiled simulation: A technique for fast and flexible instruction set simulation. In: Proceedings of the 40th Conference on Design Automation, pp.\u00a0758\u2013763 (2003). DOI \n                  http:\/\/doi.acm.org\/10.1145\/775832.776026"},{"issue":"3","key":"29_CR59","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1509288.1509292","volume":"8","author":"M. Reshadi","year":"2009","unstructured":"Reshadi, M., Mishra, P., Dutt, N.: Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation. ACM Transactions on Embedded Computing Systems (TECS) 8(3), 1\u201327 (2009)","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"29_CR60","unstructured":"Roeven, H., Coninx, J., Ade, M.: CoolFlux DSP: The embedded ultra low power C-programmable DSP core. In: GSPx\u201904: International Signal Processing Conference, pp.\u00a01\u20137 (2004)"},{"issue":"4","key":"29_CR61","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/88.473612","volume":"3","author":"M. Rosenblum","year":"1995","unstructured":"Rosenblum, M., Herrod, S.A., Witchel, E., Gupta, A.: Complete computer system simulation: The SimOS approach. IEEE Parallel & Distributed Technology 3(4), 34\u201343 (1995)","journal-title":"IEEE Parallel & Distributed Technology"},{"key":"29_CR62","unstructured":"Sathaye, S., Ledak, P., Leblanc, J., Kosonocky, S., Gschwind, M., Fritts, J., Bright, A., Altman, E., Agricola, C.: BOA: Targeting multi-gigahertz with binary translation. In: In Proceedings of the 1999 Workshop on Binary Translation, pp.\u00a02\u201311 (1999)"},{"key":"29_CR63","doi-asserted-by":"crossref","unstructured":"Schnerr, J., Bringmann, O., Rosenstiel, W.: Cycle accurate binary translation for simulation acceleration in rapid prototyping of SoCs. In: DATE \u201905: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0792\u2013797 (2005). DOI \n                  http:\/\/dx.doi.org\/10.1109\/DATE.2005.106","DOI":"10.1109\/DATE.2005.106"},{"key":"29_CR64","unstructured":"Schnerr, J., Haug, G., Rosenstiel, W.: Instruction set emulation for rapid prototyping of SoCs. In: DATE \u201903: Proceedings of the Conference on Design, Automation and Test in Europe, pp.\u00a0562\u2013567 (2003)"},{"key":"29_CR65","doi-asserted-by":"crossref","unstructured":"Sites, R.L., Chernoff, A., Kirk, M.B., Marks, M.P., Robinson, S.G.: Binary translation. Communications of the ACM 36(2), 69\u201381 (1993). DOI \n                  http:\/\/doi.acm.org\/10.1145\/151220.151227","DOI":"10.1145\/151220.151227"},{"key":"29_CR66","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Nair, R.: Virtual Machines. Morgan Kaufman (2005)","DOI":"10.1016\/B978-155860910-5\/50004-5"},{"key":"29_CR67","unstructured":"Suh, T., Lee, H.H.S., Lu, S.L., Shen, J.: Initial observations of hardware\/software co-simulation using FPGA in architectural research. In: WARFP\u201906: In Proceedings of the 2nd Workshop on Architecture Research using FPGA Platforms (2006)"},{"key":"29_CR68","unstructured":"Open SystemC Initiative. \n                  http:\/\/www.systemc.org\/home"},{"key":"29_CR69","doi-asserted-by":"crossref","unstructured":"Vachharajani, M., Vachharajani, N., August, D.I.: The Liberty Structural Specification Language: A high-level modeling language for component reuse. In: PLDI \u201904: Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation, pp.\u00a0195\u2013206 (2004)","DOI":"10.1145\/996841.996865"},{"issue":"3","key":"29_CR70","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1145\/1151690.1151691","volume":"24","author":"M. Vachharajani","year":"2006","unstructured":"Vachharajani, M., Vachharajani, N., Penry, D.A., Blome, J.A., Malik, S., August, D.I.: The Liberty Simulation Environment: A deliberate approach to high-level system modeling. ACM Transactions on Computer Systems 24(3), 211\u2013249 (2006)","journal-title":"ACM Transactions on Computer Systems"},{"key":"29_CR71","unstructured":"Wang, K., Zhang, Y., Wang, H., Shen, X.: Parallelization of IBM Mambo system simulator in functional modes. SIGOPS Oper. Syst. Rev. 42, 71\u201376 (2008). DOI \n                  http:\/\/doi.acm.org\/10.1145\/1341312.1341325\n                  \n                . URL \n                  http:\/\/doi.acm.org\/10.1145\/1341312.1341325"},{"key":"29_CR72","unstructured":"Wang, Z., Liu, R., YufeiChen, Wu, X., Chen, H., Zhang, W., Zang, B.: COREMU: a scalable and portable parallel full-system emulator. In: Proceedings of the 16th ACM symposium on Principles and Practice of Parallel Programming, pp.\u00a0213\u2013222. ACM (2011). URL \n                  http:\/\/doi.acm.org\/10.1145\/1941553.1941583"},{"key":"29_CR73","doi-asserted-by":"crossref","unstructured":"Witchel, E., Rosenblum, M.: Embra: Fast and flexible machine simulation. In: SIGMETRICS \u201996: Proceedings of the 1996 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp.\u00a068\u201379 (1996)","DOI":"10.1145\/233013.233025"},{"issue":"3","key":"29_CR74","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/TC.2006.44","volume":"55","author":"J.J. Yi","year":"2006","unstructured":"Yi, J.J., Lilja, D.J.: Simulation of computer architectures: Simulators, benchmarks, methodologies, and recommendations. IEEE Transactions on Computers 55(3), 268\u2013280 (2006)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T04:51:37Z","timestamp":1557809497000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":74,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_29","relation":{},"subject":[],"published":{"date-parts":[[2013]]}}}