{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:06:45Z","timestamp":1725732405883},"publisher-location":"New York, NY","reference-count":36,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_30","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T16:35:53Z","timestamp":1371659753000},"page":"975-1013","source":"Crossref","is-referenced-by-count":9,"title":["Integrated Modeling Using Finite State Machines and Dataflow Graphs"],"prefix":"10.1007","author":[{"given":"Joachim","family":"Falk","sequence":"first","affiliation":[]},{"given":"Christian","family":"Haubelt","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Zebelein","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"volume-title":"IEEE Standard 1666\u20132005 SystemC Language Reference Manual","year":"2005","key":"30_CR1","unstructured":"Baird, M. (ed.): IEEE Standard 1666-2005 SystemC Language Reference Manual. IEEE Standards Association, New Jersey, USA (2005)"},{"key":"30_CR2","volume-title":"Hardware-Software","author":"F. Balarin","year":"1997","unstructured":"Balarin, F., Giusto, P., Jurecska, A., Passerone, C., Sentovich, E., Tabbara, B., Chiodo, M., Hsieh, H., Lavagno, L., Sangiovanni-Vincentelli, A., Suzuki, K.: Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers (1997)"},{"issue":"10","key":"30_CR3","doi-asserted-by":"publisher","first-page":"2408","DOI":"10.1109\/78.950795","volume":"49","author":"B. Bhattacharya","year":"2001","unstructured":"Bhattacharya, B., Bhattacharyya, S.: Parameterized dataflow modeling for DSP systems. Signal Processing, IEEE Transactions on 49(10), 2408\u20132421 (2001)","journal-title":"Signal Processing, IEEE Transactions on"},{"key":"30_CR4","unstructured":"Bhattacharyya, S., Brebner, G., Eker, J., Mattavelli, M., Raulet, M.: OpenDF \u2013 A dataflow toolset for reconfigurable hardware and multicore systems (2008). First Swedish Workshop on Multi-Core Computing, MCC, Ronneby, Sweden, November 27\u201328, 2008"},{"issue":"3","key":"30_CR5","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/81.376876","volume":"42","author":"S.S. Bhattacharyya","year":"1995","unstructured":"Bhattacharyya, S.S., Buck, J.T., Ha, S., Lee, E.A.: Generating compact code from dataflow specifications of multirate signal processing algorithms. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 42(3), 138\u2013150 (1995)","journal-title":"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S.S., Deprettere, E.F., Theelen, B.: Dynamic dataflow graphs. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2"},{"issue":"2","key":"30_CR7","doi-asserted-by":"publisher","first-page":"397","DOI":"10.1109\/78.485935","volume":"44","author":"G. Bilsen","year":"1996","unstructured":"Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.: Cyclo-static dataflow. IEEE Transaction on Signal Processing 44(2), 397\u2013408 (1996)","journal-title":"IEEE Transaction on Signal Processing"},{"issue":"2","key":"30_CR8","first-page":"155","volume":"4","author":"J. Buck","year":"1994","unstructured":"Buck, J., Ha, S., Lee, E.A., Messerschmitt, D.G.: Ptolemy: A framework for simulating and prototyping heterogenous systems. International Journal in Computer Simulation 4(2), 155\u2013182 (1994)","journal-title":"International Journal in Computer Simulation"},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"Buck, J.T.: Scheduling dynamic dataflow graphs with bounded memory using the token flow model. Ph.D. thesis, Dept. of EECS, UC Berkeley, Berkeley, CA 94720, U.S.A. (1993)","DOI":"10.1109\/ICASSP.1993.319147"},{"key":"30_CR10","doi-asserted-by":"crossref","unstructured":"Dennis, J.B.: First version of a data flow procedure language. In: Programming Symposium, Proceedings Colloque sur la Programmation, pp. 362\u2013376. Springer-Verlag, London, UK (1974)","DOI":"10.1007\/3-540-06859-7_145"},{"key":"30_CR11","unstructured":"Eker, J., Janneck, J.W.: CAL language report \u2013 language version 1.0. Tech. rep., University of California at Berkeley (2003)"},{"issue":"1","key":"30_CR12","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JPROC.2002.805829","volume":"91","author":"J. Eker","year":"2003","unstructured":"Eker, J., Janneck, J.W., Lee, E.A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., Xiong, Y.: Taming heterogeneity - the Ptolemy approach. Proceedings of the IEEE 91(1), 127\u2013144 (2003)","journal-title":"Proceedings of the IEEE"},{"key":"30_CR13","unstructured":"Falk, J., Haubelt, C., Teich, J.: Efficient representation and simulation of model-based designs in SystemC. In: Proc. FDL\u201906, Forum on Design Languages 2006, pp. 129\u2013134. Darmstadt, Germany (2006)"},{"key":"30_CR14","doi-asserted-by":"crossref","unstructured":"Falk, J., Keinert, J., Haubelt, C., Teich, J., Bhattacharyya, S.: A generalized static data flow clustering algorithm for MPSoC scheduling of multimedia applications. In: EMSOFT\u201908: Proceedings of the 8th ACM international conference on Embedded software (2008)","DOI":"10.1145\/1450058.1450084"},{"key":"30_CR15","doi-asserted-by":"crossref","unstructured":"Falk, J., Zebelein, C., Haubelt, C., Teich, J.: A rule-based static dataflow clustering algorithm for efficient embedded software synthesis. In: Proceedings of Design, Automation and Test in Europe (DATE\u201911) (2011)","DOI":"10.1109\/DATE.2011.5763094"},{"key":"30_CR16","unstructured":"http:\/\/www.forteds.com\n                  \n                 (2011)"},{"key":"30_CR17","doi-asserted-by":"crossref","unstructured":"Geilen, M., Basten, T.: Kahn process networks and a reactive extension. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_32"},{"issue":"6","key":"30_CR18","doi-asserted-by":"publisher","first-page":"742","DOI":"10.1109\/43.766725","volume":"18","author":"A. Girault","year":"1999","unstructured":"Girault, A., Lee, B., Lee, E.: Hierarchical finite state machines with multiple concurrency models. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 18(6), 742\u2013760 (1999)","journal-title":"Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"},{"key":"30_CR19","unstructured":"Gr\u00f6tker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer Academic Publishers (2002)"},{"issue":"1","key":"30_CR20","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1007\/s11265-009-0445-1","volume":"63","author":"R. Gu","year":"2011","unstructured":"Gu, R., Janneck, J.W., Raulet, M., Bhattacharyya, S.S.: Exploiting statically schedulable regions in dataflow programs. J. Signal Processing Systems 63(1), 129\u2013142 (2011)","journal-title":"J. Signal Processing Systems"},{"key":"30_CR21","doi-asserted-by":"crossref","unstructured":"Ha, S., Oh, H.: Decidable dataflow models for signal processing: Synchronous dataflow and its extensions. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_33"},{"key":"30_CR22","unstructured":"Hsu, C., Bhattacharyya, S.S.: Cycle-breaking techniques for scheduling synchronous dataflow graphs. Tech. Rep. UMIACS-TR-2007-12, Institute for Advanced Computer Studies, University of Maryland at College Park (2007). URL \n                  http:\/\/hdl.handle.net\/1903\/4328"},{"key":"30_CR23","unstructured":"Janneck, J.W.: The open dataflow project. \n                  http:\/\/opendf.sourceforge.net\n                  \n                 (2009)"},{"key":"30_CR24","doi-asserted-by":"crossref","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study. In: Proc. of the IEEE Workshop on Signal Processing Systems (SiPS\u201908), pp. 281\u2013286 (2008)","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"30_CR25","doi-asserted-by":"crossref","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study. In: Proc. of the IEEE Workshop on Signal Processing Systems (SiPS\u201908), pp. 287\u2013292 (2008)","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"30_CR26","unstructured":"Kahn, G.: The semantics of simple language for parallel programming. In: IFIP Congress, pp. 471\u2013475 (1974)"},{"issue":"1","key":"30_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1455229.1455230","volume":"14","author":"J. Keinert","year":"2009","unstructured":"Keinert, J., Streub\u00fchr, M., Schlichter, T., Falk, J., Gladigau, J., Haubelt, C., Teich, J., Meredith, M.: SYSTEMCODESIGNER - An automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. Transactions on Design Automation of Electronic Systems 14(1), 1\u201323 (2009)","journal-title":"Transactions on Design Automation of Electronic Systems"},{"key":"30_CR28","unstructured":"Lee, E.A.: Overview of the Ptolemy project. Tech. Rep. UCB\/ERL M03\/25, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, 94720, USA (2004)"},{"issue":"9","key":"30_CR29","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"E.A. Lee","year":"1987","unstructured":"Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proceedings of the IEEE 75(9), 1235\u20131245 (1987)","journal-title":"Proceedings of the IEEE"},{"key":"30_CR30","doi-asserted-by":"crossref","unstructured":"Lukasiewycz, M., Gla\u00df, M., Haubelt, C., Teich, J., Regler, R., Lang, B.: Concurrent topology and routing optimization in automotive network integration. In: Proceedings of the 2008 ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201908), pp. 626\u2013629. Anaheim, USA (2008)","DOI":"10.1145\/1391469.1391629"},{"key":"30_CR31","doi-asserted-by":"crossref","unstructured":"Necula, G.C., McPeak, S., Rahul, S.P., Weimer, W.: CIL: Intermediate language and tools for analysis and transformation of C programs. In: R.N. Horspool (ed.) Compiler Construction, Lecture Notes in Computer Science, vol. 2304, pp. 209\u2013265. Springer (2002)","DOI":"10.1007\/3-540-45937-5_16"},{"key":"30_CR32","unstructured":"Pino, J., Bhattacharyya, S., Lee, E.: A hierarchical multiprocessor scheduling system for DSP applications. In: Signals, Systems and Computers, 1995. 1995 Conference Record of the Twenty-Ninth Asilomar Conference on, vol.\u00a01, pp. 122\u2013126 (1995)"},{"key":"30_CR33","unstructured":"Plishker, W., Sane, N., Bhattacharyya, S.: A generalized scheduling approach for dynamic dataflow applications. In: Design, Automation Test in Europe Conference Exhibition, 2009. DATE \u201909., pp. 111\u2013116 (2009)"},{"key":"30_CR34","doi-asserted-by":"crossref","unstructured":"Plishker, W., Sane, N., Kiemb, M., Bhattacharyya, S.S.: Heterogeneous design in functional DIF. In: Proceedings of the 8th international workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS \u201908, pp. 157\u2013166. Springer-Verlag, Berlin, Heidelberg (2008)","DOI":"10.1007\/978-3-540-70550-5_18"},{"key":"30_CR35","doi-asserted-by":"crossref","unstructured":"Sangiovanni-Vincentelli, A.L., Sgroi, M., Lavagno, L.: Formal models for communication-based design. In: Proceedings of the 11th International Conference on Concurrency Theory, CONCUR \u201900, pp. 29\u201347. Springer-Verlag, London, UK (2000)","DOI":"10.1007\/3-540-44618-4_4"},{"key":"30_CR36","unstructured":"XILINX: Embedded SystemTools Reference Manual - Embedded Development Kit EDK 8.1ia (2005)"}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,14]],"date-time":"2019-05-14T08:36:23Z","timestamp":1557822983000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_30","relation":{},"subject":[],"published":{"date-parts":[[2013]]}}}