{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T13:12:56Z","timestamp":1743081176939,"version":"3.40.3"},"publisher-location":"New York, NY","reference-count":49,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781461468585"},{"type":"electronic","value":"9781461468592"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-1-4614-6859-2_31","type":"book-chapter","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T16:35:53Z","timestamp":1371659753000},"page":"1015-1040","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["C Compilers and Code Optimization for DSPs"],"prefix":"10.1007","author":[{"given":"Bj\u00f6rn","family":"Franke","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,10]]},"reference":[{"key":"31_CR1","unstructured":"Jaume Abella and Antonio Gonzalez and Josep Llosa and Xavier Vera: Near-Optimal Loop Tiling by Means of Cache Miss Equations and Genetic Algorithms. In: Proceedings of the 2002 International Conference on Parallel Processing Workshops (ICPPW \u201902), Washington, DC, USA, 2002."},{"issue":"3","key":"31_CR2","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"Vicki H. Allan","year":"1995","unstructured":"Allan, Vicki H. and Jones, Reese B. and Lee, Randall M. and Allan, Stephen J.: Software pipelining. ACM Computing Surveys, Vol. 27, No. 3, pp. 367\u2013432, 1995.","journal-title":"ACM Computing Surveys"},{"key":"31_CR3","unstructured":"ACE Associated Compiler Experts bv: DSP-C \u2013 An extension to ISO\/IEC IE 9899:1990. Netherlands, 1998."},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"David F. Bacon, Susan L. Graham, and Oliver J. Sharp: Compiler Transformations for High-Performance Computing. ACM Computing Surveys, Vol. 26, No. 4, December 1994.","DOI":"10.1145\/197405.197406"},{"issue":"3","key":"31_CR5","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1145\/937503.937504","volume":"35","author":"\u00c1rp\u00e1d Besz\u00e9des","year":"2003","unstructured":"\u00c1rp\u00e1d Besz\u00e9des, Rudolf Ferenc, Tibor Gyim\u00f3thy, Andr\u00e9 Dolenc, and Karsisto, Konsta: Survey of code-size reduction methods. ACM Computing Surveys, Vol. 35, No. 3, pp. 223\u2013267, 2003.","journal-title":"ACM Computing Surveys"},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"Keith D. Cooper and Nathaniel McIntosh: Enhanced Code Compression for Embedded RISC Processors. In: Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, pp. 139\u2013149, 1999.","DOI":"10.1145\/301631.301655"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Keith D. Cooper, L. Taylor Simpson, and Christopher A. Vick: Operator Strength Reduction. ACM Transactions on Programming Languages and Systems, Vol. 23, Issue 5, pp. 603\u2013625, Sept. 2001.","DOI":"10.1145\/504709.504710"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"Keith D. Cooper, Philip J. Schielke, and Devika Subramanian; Optimizing for Reduced Code Space using Genetic Algorithms. In: Proceedings of the ACM SIGPLAN 1999 W orkshop on Languages, Compilers, and Tools for Embedded Systems, pp. 1\u20139, Atlanta, Georgia, United States, 1999.","DOI":"10.1145\/314403.314414"},{"issue":"2","key":"31_CR9","doi-asserted-by":"publisher","first-page":"378","DOI":"10.1145\/349214.349233","volume":"22","author":"K. Sauma","year":"2000","unstructured":"Sauma K. Debray, William Evans, Robert Muth, and Bjorn De Sutter: Compiler Techniques for Code Compaction. ACM Transactions on Programming Languages and Systems, Vol. 22, No. 2, March 2000, pp. 378\u2013415.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"issue":"1","key":"31_CR10","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1016\/0167-9260(94)90013-2","volume":"18","author":"Francis Depuydt","year":"1994","unstructured":"Depuydt, Francis and Goossens, Gert and De Man, Hugo: Scheduling with register constraints for DSP architectures. Integration, the VLSI Journal, pp. 95\u2013120, Vol. 18, No. 1, 1994.","journal-title":"Integration, the VLSI Journal"},{"key":"31_CR11","doi-asserted-by":"crossref","unstructured":"Dubach, Christophe and Cavazos, John and Franke, Bj\u00f6rn and Fursin, Grigori and O\u2019Boyle, Michael F.P. and Temam, Olivier: Fast compiler optimisation evaluation using code-feature based performance prediction. In: Proceedings of the 4th International Conference on Computing Frontiers (CF \u201907), Ischia, Italy, 2007.","DOI":"10.1145\/1242531.1242553"},{"key":"31_CR12","unstructured":"ISO\/IEC JTC1 SC22 WG14 N1169: Programming languages - C - Extensions to support embedded processors. Technical Report ISO\/IEC TR 18037, 2006."},{"key":"31_CR13","doi-asserted-by":"crossref","unstructured":"Fang, Jesse Zhixi: Compiler Algorithms on If-Conversion, Speculative Predicates Assignment and Predicated Code Optimizations. In: Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing (LCPC \u201996), pp. 135\u2013153, London, UK, 1997.","DOI":"10.1007\/BFb0017250"},{"key":"31_CR14","unstructured":"Franz Franchetti and Markus P\u00fcschel: Short Vector Code Generation and Adaptation for DSP Algorithms. In: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pp. 537\u2013540, 2003."},{"issue":"2","key":"31_CR15","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1145\/643470.643472","volume":"2","author":"Bj\u00f6rn Franke","year":"2003","unstructured":"Franke, Bj\u00f6rn and O\u2019Boyle, Michael: Array recovery and high-level transformations for DSP applications. ACM Transactions on Embedded Computing Systems, Vol.2, No. 2, pp.\u00a0132\u2013162, 2003.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"6","key":"31_CR16","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1145\/502949.502886","volume":"19","author":"C.W. Fraser","year":"1984","unstructured":"C.W. Fraser, E.W. Myers, and A.L. Wendt: Analyzing and compressing assembly code. SIGPLAN Notices, Vol. 19, No. 6, pp. 117\u2013121, June 1984.","journal-title":"SIGPLAN Notices"},{"issue":"1","key":"31_CR17","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1145\/773365.773371","volume":"31","author":"G. Gr\u00e9wal","year":"2003","unstructured":"G. Gr\u00e9wal and T. Wilson and A. Morton: An EGA Approach to the Compile-Time Assignment of Data to Multiple Memories in Digital-Signal Processors, SIGARCH Computer Architecture News, Vol. 31, No. 1, pp. 49\u201359, 2003.","journal-title":"SIGARCH Computer Architecture News"},{"key":"31_CR18","doi-asserted-by":"crossref","unstructured":"Masayo Haneda, Peter M.W. Knijnenburg, and Harry A.G. Wijshoff: Code Size Reduction by Compiler Tuning. In: S. Vassiliadis et al. (Eds.): SAMOS 2006, LNCS 4017, pp. 186\u2013195, Springer-Verlag, 2006.","DOI":"10.1007\/11796435_20"},{"issue":"1","key":"31_CR19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1509864.1509866","volume":"6","author":"Manuel Hohenauer","year":"2009","unstructured":"Hohenauer, Manuel and Engel, Felix and Leupers, Rainer and Ascheid, Gerd and Meyr, Heinrich: A SIMD optimization framework for retargetable compilers. ACM Transactions on Architecture and Code Optimization, Vol. 6, No. 1, pp. 1\u201327, 2009.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"31_CR20","unstructured":"ISO\/IEC JTC1\/SC22\/WG14 working group. ISO\/IEC 9899:1999 \u2013 Programming languages \u2013 C, 1999."},{"key":"31_CR21","doi-asserted-by":"crossref","unstructured":"Kessler, C.: Compiling for VLIW DSPs. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_36"},{"key":"31_CR22","doi-asserted-by":"crossref","unstructured":"M-Y. Ko and S. S. Bhattacharyya: Data Partioning for DSP Software Synthesis. In: Proceedings of the International Workshop on Software and Compilers for Embedded Systems (SCOPES \u201903), pp. 344\u2013358, Vienna, Austria, 2003","DOI":"10.1007\/978-3-540-39920-9_24"},{"issue":"8","key":"31_CR23","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1145\/859670.859697","volume":"46","author":"Arvind Krishnaswamy","year":"2003","unstructured":"Arvind Krishnaswamy and Rajiv Gupta: Mixed-width instruction sets. Communications of the ACM, Vol. 46, No. 8, pp. 47\u201352, 2003.","journal-title":"Communications of the ACM"},{"key":"31_CR24","unstructured":"Lee, C.G.: UTDSP Benchmark Suite. http:\/\/www.eecg.toronto.edu\/~corinna\/DSP\/infrastructure\/UTDSP.html.Cited1July2009"},{"key":"31_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3169-9","volume-title":"Code Optimization Techniques for Embedded Processors: Methods, Algorithms, and Tools","author":"R. Leupers","year":"2000","unstructured":"Leupers, R.: Code Optimization Techniques for Embedded Processors: Methods, Algorithms, and Tools. Kluwer Academic Publishers, Norwell, MA, USA, 2000."},{"key":"31_CR26","doi-asserted-by":"crossref","unstructured":"Leupers, Rainer: Code selection for media processors with SIMD instructions. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE \u201900), Paris, France, pp.\u00a04\u20138, 2000.","DOI":"10.1145\/343647.343679"},{"key":"31_CR27","unstructured":"R. Leupers and D. Kotte: Variable Partioning for Dual Memory Bank DSPs. In: Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP \u201901), pp. 1121\u20131124, Salt Lake City, USA, 2001."},{"issue":"4","key":"31_CR28","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1145\/362652.362661","volume":"5","author":"Rainer Leupers","year":"2000","unstructured":"Leupers, Rainer and Bashford, Steven: Graph-based code selection techniques for embedded processors. ACM Transactions on Design Automation of Electronic Systems, pp. 794\u2013814, Vol. 5, No. 4, 2000.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"31_CR29","doi-asserted-by":"crossref","unstructured":"Leupers, Rainer: Register allocation for common subexpressions in DSP data paths, In: Proceedings of the 2000 Asia and South Pacific Design Automation Conference (ASP-DAC \u201900), pp. 235\u2013240, Yokohama, Japan, 2000.","DOI":"10.1145\/368434.368618"},{"key":"31_CR30","doi-asserted-by":"crossref","unstructured":"Liao, Stan and Devadas, Srinivas and Keutzer, Kurt and Tjiang, Steve and Wang, Albert: Code optimization techniques for embedded DSP microprocessors. In: Proceedings of the 32nd Annual ACM\/IEEE Design Automation Conference (DAC \u201995), pp. 599\u2013604, San Francisco, California, United States, 1995.","DOI":"10.1145\/217474.217596"},{"key":"31_CR31","doi-asserted-by":"crossref","unstructured":"Menard, Daniel and Chillet, Daniel and Charot, Fran\u00e7ois and Sentieys, Olivier: Automatic floating-point to fixed-point conversion for DSP code generation. In: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES \u201902), pp. 270\u2013276, Grenoble, France, 2002.","DOI":"10.1145\/581630.581674"},{"key":"31_CR32","doi-asserted-by":"crossref","unstructured":"Monsifrot, Antoine and Bodin, Fran\u00e7ois and Quiniou, Rene: A Machine Learning Approach to Automatic Production of Compiler Heuristics. In: Proceedings of the 10th International Conference on Artificial Intelligence: Methodology, Systems, and Applications (AIMSA \u201902), pp. 41\u201350, London, UK, 2002.","DOI":"10.1007\/3-540-46148-5_5"},{"key":"31_CR33","volume-title":"Muchnick: Advanced compiler design and implementation","author":"S. Stephen","year":"1997","unstructured":"Stephen S. Muchnick: Advanced compiler design and implementation. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1997."},{"key":"31_CR34","doi-asserted-by":"crossref","unstructured":"Alastair Murray and Bj\u00f6rn Franke: Using Genetic Programming for Source-Level Data Assignment to Dual Memory Banks. In: Proceedings of the 3rd Workshop on Statistical and Machine Learning Approaches to Architecture and Compilation (SMART09), Paphos, Cyprus, 2009.","DOI":"10.1145\/1361096.1361105"},{"key":"31_CR35","volume-title":"March 2008","author":"Alastair Murray and Bj\u00f6rn Franke: Fast Source-Level Data Assignment to Dual Memory Banks. In: Proceedings of the Workshop on Software & Compilers for Embedded Systems (SCOPES","year":"2008","unstructured":"Alastair Murray and Bj\u00f6rn Franke: Fast Source-Level Data Assignment to Dual Memory Banks. In: Proceedings of the Workshop on Software & Compilers for Embedded Systems (SCOPES 2008), March 2008, Munich, Germany."},{"issue":"6","key":"31_CR36","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1145\/1133255.1133997","volume":"41","author":"Dorit Nuzman","year":"2006","unstructured":"Nuzman, Dorit and Rosen, Ira and Zaks, Ayal: Auto-vectorization of interleaved data for SIMD. ACM SIGPLAN Notices, Vol. 41, No. 6, pp. 132\u2013143, 2006.","journal-title":"ACM SIGPLAN Notices"},{"key":"31_CR37","doi-asserted-by":"crossref","unstructured":"Preeti Ranjan Panda, Hiroshi Nakamura, Nikil D. Dutt, Alexandru Nicolau: Augmenting Loop Tiling with Data Alignment for Improved Cache Performance. IEEE Transactions on Computers, Vol. 48, No. 2, pp. 142\u2013149, February, 1999.","DOI":"10.1109\/12.752655"},{"key":"31_CR38","doi-asserted-by":"crossref","unstructured":"Pokam, Gilles and Bihan, St\u00e9phane and Simonnet, Julien and Bodin, Fran\u00e7ois: SWARP: A retargetable preprocessor for multimedia instructions. Concurrency and Computation: Practice & Experience, Volume 16, Issue 2\u20133, pp. 303\u2013318, January 2004.","DOI":"10.1002\/cpe.776"},{"key":"31_CR39","doi-asserted-by":"crossref","unstructured":"Pouchet, Louis-No\u00ebl and Bastoul, C\u00e9dric and Cohen, Albert and Cavazos, John: Iterative Optimization in the Polyhedral Model: Part II, Multidimensional Time. In: Proceedings of the 2008 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI \u201908), pp. 90\u2013100, New York, NY, USA, 2008.","DOI":"10.1145\/1379022.1375594"},{"key":"31_CR40","unstructured":"Pujare, S., Lee, C.G., and Chow, P.: Machine-independent compiler optimizations for the UofT DSP architecture. In: Proceedings of the 6th International Conference on Signal Processing Applications and Technology (ICSPAT), pp. 860\u2013865, 1995."},{"key":"31_CR41","doi-asserted-by":"crossref","unstructured":"M.A.R. Saghir, P.Chow and C.G. Lee: Exploiting Dual Data-Memory Banks in Digital Signal Processors. In: Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), pp. 234\u2013243, Cambridge, Massachusetts, USA, 1996.","DOI":"10.1145\/237090.237193"},{"key":"31_CR42","volume-title":"A study of loop unrolling for VLIW-based DSP processors","author":"S. Sair","year":"1998","unstructured":"Sair, S., Kaeli, D., Meleis, W.: A study of loop unrolling for VLIW-based DSP processors. In: Proceedings of the IEEE Workshop on Signal Processing Systems, 1998."},{"key":"31_CR43","doi-asserted-by":"crossref","unstructured":"V. Sipkov\u00e0: Efficient Variable Allocation to Dual Memory Banks of DSPs. In: Proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems (SCOPES \u201903), pp. 359\u2013372, Vienna, Austria, 2003.","DOI":"10.1007\/978-3-540-39920-9_25"},{"key":"31_CR44","unstructured":"Mark Stephenson and Saman Amarasinghe: Predicting Unroll Factors Using Supervised Classification. In: Proceedings of the International Symposium on Code Generation and Optimization (CGO \u201905), pp. 123\u2013134, Washington, DC, USA, 2005."},{"key":"31_CR45","doi-asserted-by":"crossref","unstructured":"Takala, J.: General-purpose DSP processors. In: S.S. Bhattacharyya, E.F. Deprettere, R.\u00a0Leupers, J.\u00a0Takala (eds.) Handbook of Signal Processing Systems, second edn. Springer (2013)","DOI":"10.1007\/978-1-4614-6859-2_24"},{"key":"31_CR46","doi-asserted-by":"crossref","unstructured":"Uh, Gang-Ryung; Wang, Yuhong; Whalley, David B.; Jinturkar, Sanjay; Burns, Chris and Cao, Vincent: Techniques for Effectively Exploiting a Zero Overhead Loop Buffer. In: Proceedings of the 9th International Conference on Compiler Construction (CC \u201900), pp. 157\u2013172, London, UK, 2000.","DOI":"10.1007\/3-540-46423-9_11"},{"key":"31_CR47","unstructured":"Vienna University of Technology, Institute of Communications and Radio-Frequency Engineering: Address Code Optimization. www.address-code-optimization.org, retrieved August 2009."},{"key":"31_CR48","unstructured":"Michael Joseph Wolfe: Optimizing Supercompilers for Supercomputers. MIT Press, Cambridge, MA, USA, 1990."},{"key":"31_CR49","unstructured":"Zivojnovic, V., Martinez, J., Schl\u00e4ger, C. & Meyr, H.: DSPstone: A DSP-Oriented Benchmarking Methodology. In: Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT\u201994), Dallas, Oct. 1994."}],"container-title":["Handbook of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4614-6859-2_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,14]],"date-time":"2023-04-14T15:41:53Z","timestamp":1681486913000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4614-6859-2_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781461468585","9781461468592"],"references-count":49,"URL":"https:\/\/doi.org\/10.1007\/978-1-4614-6859-2_31","relation":{},"subject":[],"published":{"date-parts":[[2013]]},"assertion":[{"value":"10 May 2013","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}