{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T06:07:31Z","timestamp":1725602851047},"publisher-location":"Boston, MA","reference-count":19,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780792394778"},{"type":"electronic","value":"9781461526988"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/978-1-4615-2698-8_15","type":"book-chapter","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T05:15:00Z","timestamp":1314249300000},"page":"373-387","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Locality in Hybrid Dataflow Programs"],"prefix":"10.1007","author":[{"given":"Walid A.","family":"Najjar","sequence":"first","affiliation":[]},{"given":"A. P. Wim","family":"B\u00f6hm","sequence":"additional","affiliation":[]},{"given":"W. Marcus","family":"Miller","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","volume-title":"Two fundamentals issues in multiprocessors: the data-flow solutions","author":"Arvind and R.A. Iannucci","year":"1987","unstructured":"Arvind and R.A. Iannucci. Two fundamentals issues in multiprocessors: the data-flow solutions. Technical Report LCS CSG 226\u20136, Laboratory for Computer Science, MIT, Cambridge Massachusetts, May 1987."},{"issue":"2","key":"15_CR2","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/71.80141","volume":"1","author":"APW B\u00f6hm","year":"1990","unstructured":"A. P. W. B\u00f6hm and J. R. Gurd. Iterative instructions in the Manchester dataflow computer. IEEE Trans. on Parallel and Distributed Systems, 1(2):129\u2013139, 1990.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"15_CR3","unstructured":"Steven Brobst. Organization of an instruction scheduling and token storage unit in a tagged token dataflow machine. In S. K. Sahni, editor, Proc. of the 1987 International Conf. on Parallel Processing, pages 40\u201345, 1987."},{"key":"15_CR4","volume-title":"The simple code","author":"WP Crowley","year":"1978","unstructured":"W.P. Crowley, C.P. Hendrickson, and T.E. Rudy. The simple code. Technical Report TR UCID 17715, Lawrence Livermore National Laboratory, 1978."},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"D. E. Culler and G. M. Papadopoulos. The explicit token store. Journal of Parallel and Distributed Computing, 10(4), 1990.","DOI":"10.1016\/0743-7315(90)90031-J"},{"key":"15_CR6","first-page":"94550","volume-title":"The Livermore Loops in Sisal","author":"JT Feo","year":"1987","unstructured":"J. T. Feo. The Livermore Loops in Sisal. Technical Report UCID-21159, Computing Research Group, Lawrence Livermore National Laboratory, Livermore, CA 94550, August 1987."},{"key":"15_CR7","series-title":"Compcon\u201990","first-page":"88","volume-title":"The Epsilon-2 hybrid dataflow architecture","author":"VG Grafe","year":"1990","unstructured":"V. G. Grafe and J. E. Hoch. The Epsilon-2 hybrid dataflow architecture. In Compcon\u201990, pages 88\u201393, 1990."},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"V. G. Grafe and J. E. Hoch. The EPSILON-2 multiprocessor system. Journal of Parallel and Distributed Computing, 10(4), 1990.","DOI":"10.1016\/0743-7315(90)90032-K"},{"key":"15_CR9","series-title":"Proc. of Parallel Architecture and Languages Europe \u201881","volume-title":"A novel high-speed memory organization for fine-grain multi-thread computing","author":"HJ Hum","year":"1991","unstructured":"H. J. Hum and G. R. Gao. A novel high-speed memory organization for fine-grain multi-thread computing. In Proc. of Parallel Architecture and Languages Europe \u201881, 1991."},{"key":"15_CR10","volume-title":"Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc.","author":"JL Hennessy","year":"1990","unstructured":"J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 1990."},{"key":"15_CR11","doi-asserted-by":"crossref","DOI":"10.21236\/ADA200987","volume-title":"A dataflow\/von Neumann hybrid architecture","author":"RA Iannucci","year":"1988","unstructured":"R. A. Iannucci. A dataflow\/von Neumann hybrid architecture. Technical Report MIT\/LCS\/TR-418, MIT Laboratory for Computer Science, May 1988."},{"key":"15_CR12","volume-title":"Livermore fortran kernels: A computer test of numerical performance range. Technical Report UCRL-53745, Lawrence Livermore National Laboratory","author":"FH McMahon","year":"1986","unstructured":"F. H. McMahon. Livermore fortran kernels: A computer test of numerical performance range. Technical Report UCRL-53745, Lawrence Livermore National Laboratory, Livermore, CA, December 1986.."},{"key":"15_CR13","volume-title":"Streams and Iteration in a Single Assignment Language: reference manual version 1.2. Manual M-146, Rev","author":"J McGraw","year":"1985","unstructured":"J. McGraw, S. Skedzielewski, S. Allan, R. Oldehoeft, J. Glauert, C. Kirkham, B. Noyce, and R. Thomas. SISAL: Streams and Iteration in a Single Assignment Language: reference manual version 1.2. Manual M-146, Rev. 1, Lawrence Livermore National Laboratory, Livermore, CA, March 1985."},{"key":"15_CR14","first-page":"32","volume-title":". Proc. International Conf. Parallel Processing","author":"W Najjar","year":"1987","unstructured":"W. Najjar and J.-L. Gaudiot. Multi-level execution in Data-Flow architectures. In S. K. Sahni, editor, Proc. International Conf. Parallel Processing, pages 32\u201339, St. Charles, Illinois, 1987."},{"key":"15_CR15","series-title":"roceedings of the 19th International Symposium on Computer Architecture","volume-title":"An analysis of loop latency in dataflow execution","author":"WalidA Najjar","year":"1992","unstructured":"Walid A. Najjar, W. Marcus Miller, and A. P. Wim B\u00f6hm. An analysis of loop latency in dataflow execution. In Proceedings of the 19th International Symposium on Computer Architecture, 1992."},{"key":"15_CR16","volume-title":"Problems to test parallel and vector languages","author":"JR Rice","year":"1985","unstructured":"J. R. Rice. Problems to test parallel and vector languages. Technical Report CSD-TR 516, Purdue University, 1985."},{"key":"15_CR17","volume-title":"Problems to test parallel and vector languages - 2","author":"JR Rice","year":"1990","unstructured":"J. R. Rice. Problems to test parallel and vector languages - 2. Technical Report CSD-TR 1016, Purdue University, 1990."},{"key":"15_CR18","first-page":"46","volume-title":"An architecture of a dataflow single chip processor","author":"S Sakai","year":"1989","unstructured":"S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba. An architecture of a dataflow single chip processor. In Int. Symp. on Computer Architecture, pages 46\u201353, May 1989."},{"key":"15_CR19","first-page":"225","volume-title":"Advanced Topics in Data-Flow Computing","author":"S Sakai","year":"1991","unstructured":"S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba. Pipeline optimization of a dataflow machine. In J-L. Gaudiot and L. Bic, editors, Advanced Topics in Data-Flow Computing, pages 225\u2013246. Prentice Hall 1991."}],"container-title":["The Kluwer International Series in Engineering and Computer Science","Multithreaded Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4615-2698-8_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T10:15:47Z","timestamp":1619864147000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4615-2698-8_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9780792394778","9781461526988"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-1-4615-2698-8_15","relation":{},"ISSN":["0893-3405"],"issn-type":[{"type":"print","value":"0893-3405"}],"subject":[],"published":{"date-parts":[[1994]]}}}