{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T06:07:17Z","timestamp":1725602837289},"publisher-location":"Boston, MA","reference-count":30,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780792394778"},{"type":"electronic","value":"9781461526988"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1994]]},"DOI":"10.1007\/978-1-4615-2698-8_8","type":"book-chapter","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T05:15:00Z","timestamp":1314249300000},"page":"167-200","source":"Crossref","is-referenced-by-count":3,"title":["Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors"],"prefix":"10.1007","author":[{"given":"James","family":"Laudon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anoop","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","first-page":"1","volume-title":"1990 International Conference on Supercomputing","author":"R Alverson","year":"1990","unstructured":"R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. In 1990 International Conference on Supercomputing, pages 1\u20136, June 1990."},{"key":"8_CR2","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1109\/ISCA.1990.134498","volume-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture","author":"A Agarwal","year":"1990","unstructured":"A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A processor architecture for multiprocessing. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 104\u2013114, May 1990."},{"key":"8_CR3","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1145\/106972.106979","volume-title":"Pro-ceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems","author":"D Callahan","year":"1991","unstructured":"D. Callahan, K. Kennedy, and A. Porterfield. Software prefetching. In Pro-ceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 40\u201352, April 1991."},{"key":"8_CR4","unstructured":"Cypress Semiconductor Corporation. SPARC RISC User\u2019s Guide, 2nd edition, 1990."},{"key":"8_CR5","first-page":"99","volume-title":"Proceedings of the 1991 International Conference on Parallel Processing","author":"H Davis","year":"1991","unstructured":"H. Davis, S. R. Goldschmidt, and J. Hennessy. Multiprocessor simulation and tracing using Tango. In Proceedings of the 1991 International Conference on Parallel Processing, volume II, pages 99\u2013107, August 1991."},{"key":"8_CR6","unstructured":"Digital Equipment Corporation. Alpha Architecture Handbook, preliminary edition, 1992."},{"key":"8_CR7","unstructured":"Digital Equipment Corporation. DECChip 21064-AA RISC Microprocessor Preliminary Data Sheet, 1992."},{"key":"8_CR8","first-page":"434","volume-title":"Proceedings of the 13th Annual International Symposium on Computer Architecture","author":"M Dubois","year":"1986","unstructured":"M. Dubois, C. Scheurich, and F. Briggs. Memory access buffering in multiprocessors. In Proceedings of the 13th Annual International Symposium on Computer Architecture, pages 434\u2013442, June 1986."},{"key":"8_CR9","first-page":"362","volume-title":"Proceedings of the 18th Annual International Symposium on Computer Architecture","author":"MK Farrens","year":"1991","unstructured":"M. K. Farrens and A. R. Pleszkun. Strategies for achieving improved processor throughput. In Proceedings of the 18th Annual International Symposium on Computer Architecture, pages 362\u2013369, May 1991."},{"key":"8_CR10","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/ISCA.1990.134503","volume-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture","author":"K Gharachorloo","year":"1990","unstructured":"K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 15\u201326, May 1990."},{"key":"8_CR11","first-page":"254","volume-title":"Proceeding of the 18th Annual International Symposium on Computer Architecture","author":"A Gupta","year":"1991","unstructured":"A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, and W.-D. Weber. Comparative evaluation of latency reducing and tolerating techniques. In Proceeding of the 18th Annual International Symposium on Computer Architecture, pages 254\u2013263, May 1991."},{"key":"8_CR12","first-page":"443","volume-title":"Proceedings of the 15th Annual International Symposium on Computer Architecture","author":"RH Halstead","year":"1988","unstructured":"R. H. Halstead, Jr. and T. Fujita. MASA: A multithreaded processor architecture for parallel symbolic computing. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 443\u2013451, June 1988."},{"key":"8_CR13","volume-title":"MIPS RISC Architecture","author":"G Kane","year":"1988","unstructured":"G. Kane. MIPS RISC Architecture. Prentice-Hall, 1988."},{"key":"8_CR14","first-page":"81","volume-title":"Proceedings of the 8th Annual Symposium on Computer Architecture","author":"D Kroft","year":"1981","unstructured":"D. Kroft. Lockup-free instruction fetch\/prefetch cache organization. In Proceedings of the 8th Annual Symposium on Computer Architecture, pages 81\u201387, 1981."},{"key":"8_CR15","first-page":"91","volume-title":"Proceedings of the International Symposium on Shared Memory Multiprocessing","author":"K Kurihara","year":"1991","unstructured":"K. Kurihara, D. Chaiken, and A. Agarwal. Latency tolerance through multithreading in large-scale multiprocessors. In Proceedings of the International Symposium on Shared Memory Multiprocessing, pages 91\u2013101, April 1991."},{"key":"8_CR16","volume-title":"Architectural and Implementation Tradeoffs for Multiple-Context Processors","author":"J Laudon","year":"1993","unstructured":"J. Laudon. Architectural and Implementation Tradeoffs for Multiple-Context Processors. PhD thesis, Stanford University, Stanford, California, in preparation, 1993."},{"key":"8_CR17","volume-title":"Architectural and implementation tradeoffs in the design of multiple-context processors","author":"J Laudon","year":"1992","unstructured":"J. Laudon, A. Gupta, and M. Horowitz. Architectural and implementation tradeoffs in the design of multiple-context processors. Technical Report CSL-TR-92\u2013523, Stanford University, May 1992."},{"issue":"1","key":"8_CR18","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MC.1984.1658927","volume":"17","author":"JKF Lee","year":"1984","unstructured":"J. K. F. Lee and A. J. Smith. Branch prediction strategies and branch target buffer design. IEEE Computer, 17(1):6\u201322, January 1984.","journal-title":"IEEE Computer"},{"key":"8_CR19","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1109\/ISCA.1990.134520","volume-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture","author":"D Lenoski","year":"1990","unstructured":"D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148\u2013159, May 1990."},{"issue":"1","key":"8_CR20","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/71.205652","volume":"4","author":"D Lenoski","year":"1993","unstructured":"D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennessy, The DASH prototype: Logic overhead and performance. IEEE Transactions on Parallel and Distributed Systems, 4(1):41\u201361, January 1993.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"8_CR21","volume-title":"Portable Programs for Parallel Processors. Holt","author":"E Lusk","year":"1987","unstructured":"E. Lusk, R. Overbeek, J. Boyle, R. Butler, T. Disz, B. Glickfeld, J. Patterson, and R. Stevens. Portable Programs for Parallel Processors. Holt, Rinehart and Winston, Inc., 1987."},{"key":"8_CR22","unstructured":"MIPS Computer Systems, Inc. MIPS R4000 Microprocessor User\u2019s Manual, 1991."},{"key":"8_CR23","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1145\/143365.143488","volume-title":"Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems","author":"TC Mowry","year":"1992","unstructured":"T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62\u201373, October 1992."},{"key":"8_CR24","volume-title":"Proceedings of the 2nd Annual Symposium on Parallel Algorithms and Architecture","author":"RH Saavedra-Barrera","year":"1990","unstructured":"R. H. Saavedra-Barrera, D. E. Culler, and T. von Eicken. Analysis of multithreaded architectures for parallel computing. In Proceedings of the 2nd Annual Symposium on Parallel Algorithms and Architecture, July 1990."},{"issue":"1","key":"8_CR25","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1016\/0743-7315(91)90068-K","volume":"11","author":"C Scheurich","year":"1991","unstructured":"C. Scheurich and M. Dubois. Lockup-free caches in high-performance multiprocessors. Journal of Parallel and Distributed Computing, 11(1):25\u201336, January 1991.","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"1","key":"8_CR26","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/130823.130824","volume":"20","author":"JP Singh","year":"1992","unstructured":"J. P. Singh, W.-D. Weber, and A. Gupta. SPLASH: Stanford parallel applications for shared-memory. Computer Architecture News, 20(1):5\u201344, March 1992.","journal-title":"Computer Architecture News"},{"key":"8_CR27","first-page":"6","volume-title":"Proceedings of the 1978 International Conference on Parallel Processing","author":"BJ Smith","year":"1978","unstructured":"B. J. Smith. A pipelined, shared resource MIMD computer. In Proceedings of the 1978 International Conference on Parallel Processing, pages 6\u20138, 1978."},{"key":"8_CR28","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1109\/ISCA.1990.134545","volume-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture","author":"M Smith","year":"1990","unstructured":"M. Smith, M. Lam, and M. Horowitz. Boosting beyond static scheduling in a superscalar processor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 344\u2013354, May 1990."},{"key":"8_CR29","first-page":"464","volume-title":"Proceedings of COMPCON Spring \u201888: Thirty-third IEEE Computer Society International Conference","author":"M Sporer","year":"1988","unstructured":"M. Sporer, F. H. Moss, and C. J. Mathias. An introduction to the architecture of the Stellar graphics supercomputer. In Proceedings of COMPCON Spring \u201888: Thirty-third IEEE Computer Society International Conference, pages 464\u2013467, February 1988."},{"key":"8_CR30","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/ISCA.1989.714562","volume-title":"Proceedings of the 16th Annual International Symposium on Computer Architecture","author":"W-D Weber","year":"1989","unstructured":"W.-D. Weber and A. Gupta, Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: Preliminary results. In Proceedings of the 16th Annual International Symposium on Computer Architecture, pages 273\u2013280, June 1989."}],"container-title":["The Kluwer International Series in Engineering and Computer Science","Multithreaded Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4615-2698-8_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T10:15:50Z","timestamp":1619864150000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4615-2698-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994]]},"ISBN":["9780792394778","9781461526988"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-1-4615-2698-8_8","relation":{},"ISSN":["0893-3405"],"issn-type":[{"type":"print","value":"0893-3405"}],"subject":[],"published":{"date-parts":[[1994]]}}}