{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T04:38:17Z","timestamp":1747802297735,"version":"3.41.0"},"publisher-location":"New York, NY","reference-count":26,"publisher":"Springer New York","isbn-type":[{"type":"print","value":"9781493920914"},{"type":"electronic","value":"9781493920921"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-1-4939-2092-1_13","type":"book-chapter","created":{"date-parts":[[2015,3,16]],"date-time":"2015-03-16T09:30:47Z","timestamp":1426498247000},"page":"425-447","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Packet Classification on Multi-core Platforms"],"prefix":"10.1007","author":[{"given":"Yun R.","family":"Qu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shijie","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,17]]},"reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"J. Naous, D. Erickson, G. A. Covington, G. Appenzeller, and N. McKeown, \u201cImplementing an OpenFlow Switch on the NetFPGA Platform\u201d, in Proc. of the 4th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems, ser. ANCS \u201908, (2008) 1\u20139.","DOI":"10.1145\/1477942.1477944"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"G. Brebner, \u201cSoftly Defined Networking\u201d, in Proc. of the 8th ACM\/IEEE Symp. on Architectures for Networking and Communications Systems, ser. ANCS \u201912, (2012) 1\u20132.","DOI":"10.1145\/2396556.2396558"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"F. Yu, R. H. Katz, and T. V. Lakshman, \u201cEfficient Multimatch Packet Classification and Lookup with TCAM\u201d, IEEE Micro, vol.\u00a025, no.\u00a01 (2005) 50\u201359.","DOI":"10.1109\/MM.2005.8"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"W. Jiang, Q. Wang, and V. K. Prasanna, \u201cBeyond TCAMs: an SRAM based parallel multi-pipeline architecture for terabit IP lookup\u201d, in Proc. IEEE INFOCOM (2008) 1786\u20131794.","DOI":"10.1109\/INFOCOM.2008.241"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"G. S. Jedhe, A. Ramamoorthy, and K. Varghese, \u201cA Scalable High Throughput Firewall in FPGA\u201d, in Proc. of IEEE Symposium on Field Programmable Custom Computing Machines (FCCM), (2008) 802\u2013807.","DOI":"10.1109\/FCCM.2008.31"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"T. Koponen, \u201cSoftware is the Future of Networking,\u201d in Proc. of the 8th ACM\/IEEE Symp. on Architectures for Networking and Communications Systems (ANCS), 2012, pp.\u00a0135\u2013136.","DOI":"10.1145\/2396556.2396583"},{"key":"13_CR7","unstructured":"\u201cAMD Multi-Core Processors,\u201d http:\/\/www.computerpoweruser.com\/articles\/archive\/c0604\/29c04\/29c04.pdf. 8."},{"key":"13_CR8","unstructured":"\u201cIntel Multi-Core Processors: Making the Move to Quad-Core and Beyond,\u201d http:\/\/www.cse.ohio-state.edu\/~panda\/775\/slides\/intel_quad_core_06.pdf."},{"key":"13_CR9","unstructured":"\u201cMulticore Computing- the state of the art,\u201d http:\/\/eprints.sics.se\/3546\/1\/SMI-MulticoreReport-2008.pdf."},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"P. Gupta and N. McKeown, \u201cPacket classification on multiple fields\u201d, In Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication, SIGCOMM (1999) 147\u2013160.","DOI":"10.1145\/316194.316217"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"W. Jiang and V. K. Prasanna, \u201cA FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification,\u201d in 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), (2009) 24\u201331.","DOI":"10.1109\/ASAP.2009.17"},{"key":"13_CR12","unstructured":"P. Gupta and N. McKeown, \u201cPacket Classification using Hierarchical Intelligent Cuttings\u201d, IEEE Symposium on High Performance Interconnects (HotI) (1999)."},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"S. Singh, F. Baboescu, G. Varghese and J. Wang, \u201cPacket Classification using Multidimensional Cutting\u201d, ACM SIGCOMM (2003) 213\u2013224.","DOI":"10.1145\/863955.863980"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"D. Liu, B. Hua, X. Hu and X. Tang. \u201cHigh-performance Packet Classification Algorithm for Any-core and Multithreaded Network Processor.\u201d in Proc. CASES, (2006).","DOI":"10.1145\/1176760.1176801"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"D. E. Taylor and J. S. Turner, \u201cScalable Packet Classification using Distributed Crossproducing of Field Labels,\u201d in Proc. IEEE INFOCOM, (2005) 269\u2013280.","DOI":"10.1109\/INFCOM.2005.1497898"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"P. Zhong, \u201cAn IPv6 Address Lookup Algorithm based on Recursive Balanced Multi-way Range Trees with Efficient Search and Update\u201d, in Proc. of international conference on Computer Science and Service System (CSSS), ser. CSSS \u201911, (2011) 2059\u20132063.","DOI":"10.1109\/CSSS.2011.5974986"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"T. V. Lakshman, \u201cHigh-Speed Policy-based Packet Forwarding Using Efficient Multi-dimensional Range Matching\u201d, ACM SIGCOMM (1998) 203\u2013214.","DOI":"10.1145\/285243.285283"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"F. Pong, N.-F. Tzeng, and N.-F. Tzeng, \u201cHaRP: Rapid Packet Classification via Hashing Round-Down Prefixes\u201d, IEEE Transactions on Parallel and Distributed Systems, vol.\u00a022, no.\u00a07, (2011) 1105\u20131119.","DOI":"10.1109\/TPDS.2010.195"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"W. Jiang and V. K. Prasanna, \u201cField-split Parallel Architecture for High Performance Muti-match Packet Classification using FPGAs,\u201d in Proc. of the 21st Annual Symp. on Parallelism in Algorithms and Arch. (SPAA), 2009, pp.\u00a0188\u2013196.","DOI":"10.1145\/1583991.1584044"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"V. Srinivasan, G. Varghese, S. Suri, and M. Waldvogel, \u201cFast and Scalable Layer Four Switching,\" in Proc. ACM SIGCOMM, 1998, pp.\u00a0191\u2013202.","DOI":"10.1145\/285243.285282"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Y. Ma, S. Banerjee, S. Lu, and C. Estan, \u201cLeveraging Parallelism for Multi-dimensional Packet Classification on Software Routers,\u201d SIGMETRICS Perform. Eval. Rev., vol.\u00a038, no.\u00a01, pp.\u00a0227\u2013238, 2010.","DOI":"10.1145\/1811099.1811065"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"R. Pagh and F. F. Rodler, Cuckoo Hashing. Springer, 2001.","DOI":"10.7146\/brics.v8i32.21692"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"S. Zhou, Y. R. Qu, and V. K. Prasanna, \u201cMulti-core Implementation of Decomposition-based Packet Classification Algorithms\u201d, in Proc. of the 12th International Conference on Parallel Computing Technologies (PaCT\u201913), pp.\u00a0105\u2013119.","DOI":"10.1007\/978-3-642-39958-9_9"},{"issue":"9","key":"13_CR24","doi-asserted-by":"publisher","first-page":"1668","DOI":"10.1109\/TVLSI.2011.2162112","volume":"20","author":"W. Jiang","year":"2012","unstructured":"W. Jiang and V. K. Prasanna, \u201cScalable Packet Classification on FPGA,\u201d IEEE Trans. VLSI Syst., vol.\u00a020, no.\u00a09, pp.\u00a01668\u20131680, 2012.","journal-title":"IEEE Trans. VLSI Syst"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"V. Pus, J. Korenek, and J. Korenek, \u201cFast and Scalable Packet Classification using Perfect Hash Functions,\u201d in Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays (FPGA), 2009, pp.\u00a0229\u2013236.","DOI":"10.1145\/1508128.1508163"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"T. Ganegedara and V. K. Prasanna, \u201cStrideBV: Single chip 400G+Packet Classification,\u201d 13th IEEE International Conference on High Performance Switching and Routing (HPSR \u201912), June 2012, pp.\u00a01\u20136.","DOI":"10.1109\/HPSR.2012.6260820"}],"container-title":["Handbook on Data Centers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4939-2092-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T00:24:53Z","timestamp":1747787093000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-1-4939-2092-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9781493920914","9781493920921"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-1-4939-2092-1_13","relation":{},"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"17 March 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}