{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:15:34Z","timestamp":1725524134415},"publisher-location":"London","reference-count":25,"publisher":"Springer London","isbn-type":[{"type":"print","value":"9781848823488"},{"type":"electronic","value":"9781848823495"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-1-84882-349-5_9","type":"book-chapter","created":{"date-parts":[[2009,1,12]],"date-time":"2009-01-12T14:36:14Z","timestamp":1231770974000},"page":"149-165","source":"Crossref","is-referenced-by-count":1,"title":["Certification of FPGAs - Current Issues and Possible Solutions"],"prefix":"10.1007","author":[{"given":"Iain","family":"Bate","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippa","family":"Conmy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"Ada HRG Group (1998) Guide for the use of the Ada programming language in High Integrity Systems, ISO\/IEC"},{"key":"9_CR2","volume-title":"Parallel FPGA-based All-Pairs Shortest-Paths in a Directed Graph. Proceedings of the 20th IEEE International Parallel and Distributed Processing Symposium","author":"U Bondhugula","year":"2006","unstructured":"Bondhugula U, Devulapalli A et al (2006) Parallel FPGA-based All-Pairs Shortest-Paths in a Directed Graph. Proceedings of the 20th IEEE International Parallel and Distributed Processing Symposium. Rhodes Island, Greece, IEEE"},{"key":"9_CR3","unstructured":"Choi S, Govindu G et al (2003) Energy Efficient and Parameterized Designs for Fast Fourier Transform on FPGAs. IEEE International Conference on Acoustics, Speech and Signal Processing"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Emmert JM, Stroud CE et al (2000) Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration. IEEE Symposium on Field-Programmable Custom Computing Machines","DOI":"10.1109\/FPGA.2000.903403"},{"key":"9_CR5","unstructured":"Garvie M, Thompson A (2004) Scrubbing away transients and Jiggling around the permanent: Long survival of FPGA systems through evolutionary self-repair. Proc. 10th IEEE Intl. On- Line Testing Symposium"},{"key":"9_CR6","doi-asserted-by":"publisher","first-page":"221","DOI":"10.2498\/cit.2000.03.05","volume":"8","author":"V Glavinic","year":"2000","unstructured":"Glavinic V, Gros S et al (2000) Modelling and Simulation of a Hard Real-Time Processor. Journal of Computing and Information Technology 8:221-233","journal-title":"Journal of Computing and Information Technology"},{"key":"9_CR7","unstructured":"Graham P, Caffrey M et al (2003) Consequences and Categories of SRAM FPGA Configuration SEUs. Military and Aerospace Programmable Logic Devices International Conference"},{"key":"9_CR8","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/12.656073","volume":"47","author":"F Hanchek","year":"1998","unstructured":"Hanchek F, Dutt S (1998) Methodologies for Tolerating Cell and Interconnect Faults in FPGAs. IEEE Transactions on Computers 47:15-33","journal-title":"IEEE Transactions on Computers"},{"key":"9_CR9","unstructured":"HISE Safety Critical Mailing List (2008) Are FPGAs Software? http:\/\/www.cs.york.ac.uk\/hise\/safety-critical-archive\/2008\/0138.html . Accessed 17 September 2008"},{"key":"9_CR10","unstructured":"IEC (2000) Functional safety of electrical\/electronic\/programmable electronic safety-related systems. IEC 61508"},{"key":"9_CR11","volume-title":"Firmware in Safety Critical Subsystems","author":"TA Isaac","year":"2004","unstructured":"Isaac TA (2004) Firmware in Safety Critical Subsystems. International System Safety Conference, Providence, Rhode Island, USA"},{"key":"9_CR12","unstructured":"Kelly T (1998) Arguing Safety - A Systematic Approach to Managing Safety Cases. University of York. D. Phil."},{"key":"9_CR13","unstructured":"Kowalski JE, Gromov KG et al (2005) High Altitude Subsonic Parachute Field Programmable Gate Array. http:\/\/klabs.org\/mapld05\/presento\/154_kowalski_p.ppt. Accessed 17 September 2008"},{"key":"9_CR14","volume-title":"Breaking Ciphers with COPACOBANA - A Cost-Optimized Parallel Code Breaker","author":"S Kumar","year":"2006","unstructured":"Kumar S, Paar C et al (2006) Breaking Ciphers with COPACOBANA - A Cost-Optimized Parallel Code Breaker. Cryptographic Hardware and Embedded Systems. Yokohama, Japan"},{"key":"9_CR15","volume-title":"Requirements for Safety Related Electronic Hardware in Defence Equipment (00-54) (now deprecated)","author":"Ministry of Defence","year":"1999","unstructured":"Ministry of Defence (1999) Requirements for Safety Related Electronic Hardware in Defence Equipment (00-54) (now deprecated). Ministry of Defence, UK"},{"key":"9_CR16","volume-title":"Safety Management Requirements for Defence Systems, Part 1 Requirements (00-56)","author":"Ministry of Defence","year":"2007","unstructured":"Ministry of Defence (2007). Safety Management Requirements for Defence Systems, Part 1 Requirements (00-56). Ministry of Defence, UK"},{"key":"9_CR17","unstructured":"Morgan KS (2006) SEU-Induced Persistent Error Propagation in FPGAs. Department of Electrical and Computer Engineering, Brigham Young University. MSc."},{"key":"9_CR18","unstructured":"Nallatech Ltd (2002) Improved Availability and Reduced Life Cycle Costs of Military Avionics Systems"},{"key":"9_CR19","unstructured":"Paige RF, Rose LM et al (2008) Automated Safety Analysis for Domain-Specific Languages. Workshop on Non-Functional System Properties in Domain Specific Modeling Languages"},{"key":"9_CR20","unstructured":"RTCA\/EUROCAE (1992) Software Considerations in Airborne Systems and Equipment Certification, DO-178B\/ED-12B, RTCA\/EUROCAE"},{"key":"9_CR21","unstructured":"RTCA\/EUROCAE (2000) Design Assurance Guidance for Airborne Electronic Hardware, DO- 254\/ED-80, RTCA\/EUROCAE"},{"key":"9_CR22","first-page":"57","volume":"357","author":"S Stepney","year":"2003","unstructured":"Stepney S (2003) CSP\/FDR2 to Handel-C translation, University of York Report YCS-2003- 357:57","journal-title":"University of York Report YCS-2003-"},{"key":"9_CR23","doi-asserted-by":"publisher","first-page":"2217","DOI":"10.1109\/TNS.2005.860745","volume":"52","author":"L Sterpone","year":"2005","unstructured":"Sterpone L, Violante M (2005) A New Analytical Approach to Estimate the Effects of SEUs in TMR Architectures Implemented Through SRAM-Based FPGAs. IEEE Transactions on Nuclear Science 52:2217-2223","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"9_CR24","doi-asserted-by":"crossref","unstructured":"Wallace M (2005) Modular Architectural Representation and Analysis of Fault Propagation and Transformation. Proceedings of the Second International Workshop on Formal Foundations of Embedded Software and Component-based Software Architectures, Elsevier","DOI":"10.1016\/j.entcs.2005.02.051"},{"key":"9_CR25","doi-asserted-by":"crossref","unstructured":"Zarandi HR, Miremadi SG et al (2007) Fast SEU Detection and Correction in LUT Configuration Bits of SRAM FPGAs. 14th IEEE Reconfigurable Architecture Workshop, associated with IPDPS","DOI":"10.1109\/IPDPS.2007.370378"}],"container-title":["Safety-Critical Systems: Problems, Process and Practice"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-84882-349-5_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T22:04:22Z","timestamp":1619906662000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-84882-349-5_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9781848823488","9781848823495"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-1-84882-349-5_9","relation":{},"subject":[]}}