{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T17:22:49Z","timestamp":1725988969351},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030002435"},{"type":"electronic","value":"9783030002442"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-030-00244-2_6","type":"book-chapter","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T00:12:38Z","timestamp":1535587958000},"page":"83-97","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Formal Verification of a Programmable Hypersurface"],"prefix":"10.1007","author":[{"given":"Panagiotis","family":"Kouvaros","sequence":"first","affiliation":[]},{"given":"Dimitrios","family":"Kouzapas","sequence":"additional","affiliation":[]},{"given":"Anna","family":"Philippou","sequence":"additional","affiliation":[]},{"given":"Julius","family":"Georgiou","sequence":"additional","affiliation":[]},{"given":"Loukas","family":"Petrou","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Pitsillides","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,8,30]]},"reference":[{"key":"6_CR1","unstructured":"VisorSurf: a hardware platform for software-driven functional metasurfaces. http:\/\/www.visorsurf.eu\/"},{"issue":"1","key":"6_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., DeMicheli, G.: Networks on chips: a new SoC paradigm. IEEE Comput. 35(1), 70\u201378 (2002)","journal-title":"IEEE Comput."},{"issue":"4","key":"6_CR3","doi-asserted-by":"publisher","first-page":"538","DOI":"10.1145\/581771.581775","volume":"49","author":"K Bhargavan","year":"2002","unstructured":"Bhargavan, K., Obradovic, D., Gunter, C.A.: Formal verification of standards for distance vector routing protocols. J. ACM 49(4), 538\u2013576 (2002)","journal-title":"J. ACM"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Bloem, R., et al.: Decidability of Parameterized Verification. Morgan and Claypool Publishers, San Rafael (2015)","DOI":"10.2200\/S00658ED1V01Y201508DCT013"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Bulychev, P.E., et al.: UPPAAL-SMC: statistical model checking for priced timed automata. In: Proceedings of QAPL 2012, vol. 85. EPTCS, pp. 1\u201316 (2012)","DOI":"10.4204\/EPTCS.85.1"},{"key":"6_CR6","first-page":"20","volume":"43","author":"S Chawade","year":"2012","unstructured":"Chawade, S., Gaikwad, M., Patrikar, R.: Review of XY routing algorithm for network-on-chip architecture. Int. J. Comput. Appl. 43, 20\u201323 (2012)","journal-title":"Int. J. Comput. Appl."},{"key":"6_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1007\/978-3-540-28644-8_18","volume-title":"CONCUR 2004 - Concurrency Theory","author":"E Clarke","year":"2004","unstructured":"Clarke, E., Talupur, M., Touili, T., Veith, H.: Verification by network decomposition. In: Gardner, P., Yoshida, N. (eds.) CONCUR 2004. LNCS, vol. 3170, pp. 276\u2013291. Springer, Heidelberg (2004). https:\/\/doi.org\/10.1007\/978-3-540-28644-8_18"},{"key":"6_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1007\/978-3-319-17524-9_9","volume-title":"NASA Formal Methods","author":"A Dal Corso","year":"2015","unstructured":"Dal Corso, A., Macedonio, D., Merro, M.: Statistical model checking of Ad Hoc routing protocols in lossy grid networks. In: Havelund, K., Holzmann, G., Joshi, R. (eds.) NFM 2015. LNCS, vol. 9058, pp. 112\u2013126. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-17524-9_9"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of DAC 2001, pp. 684\u2013689. ACM (2001)","DOI":"10.1109\/DAC.2001.935594"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Dombrowski, C., Junges, S., Katoen, J., Gross, J.: Model-checking assisted protocol design for ultra-reliable low-latency wireless networks. In: Proceedings of SRDS 2016, pp. 307\u2013316. IEEE Computer Society (2016)","DOI":"10.1109\/SRDS.2016.048"},{"key":"6_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/978-3-642-28756-5_13","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"A Fehnker","year":"2012","unstructured":"Fehnker, A., van Glabbeek, R., H\u00f6fner, P., McIver, A., Portmann, M., Tan, W.L.: Automated analysis of AODV using UPPAAL. In: Flanagan, C., K\u00f6nig, B. (eds.) TACAS 2012. LNCS, vol. 7214, pp. 173\u2013187. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-28756-5_13"},{"key":"6_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-642-40229-6_9","volume-title":"Formal Modeling and Analysis of Timed Systems","author":"P H\u00f6fner","year":"2013","unstructured":"H\u00f6fner, P., Kamali, M.: Quantitative analysis of AODV and its variants on dynamic topologies using statistical model checking. In: Braberman, V., Fribourg, L. (eds.) FORMATS 2013. LNCS, vol. 8053, pp. 121\u2013136. Springer, Heidelberg (2013). https:\/\/doi.org\/10.1007\/978-3-642-40229-6_9"},{"key":"6_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1007\/978-3-642-38088-4_22","volume-title":"NASA Formal Methods","author":"P H\u00f6fner","year":"2013","unstructured":"H\u00f6fner, P., McIver, A.: Statistical model checking of wireless mesh routing protocols. In: Brat, G., Rungta, N., Venet, A. (eds.) NFM 2013. LNCS, vol. 7871, pp. 322\u2013336. Springer, Heidelberg (2013). https:\/\/doi.org\/10.1007\/978-3-642-38088-4_22"},{"key":"6_CR14","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1016\/j.artint.2016.01.008","volume":"234","author":"P Kouvaros","year":"2016","unstructured":"Kouvaros, P., Lomuscio, A.: Parameterised verification for multi-agent systems. Artif. Intell. 234, 152\u2013189 (2016)","journal-title":"Artif. Intell."},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Li, M., Zeng, Q., Jone, W.: DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of DAC 2006, pp. 849\u2013852. ACM (2006)","DOI":"10.1145\/1146909.1147125"},{"issue":"7","key":"6_CR16","doi-asserted-by":"publisher","first-page":"1659","DOI":"10.1002\/j.1538-7305.1985.tb00030.x","volume":"64","author":"NF Maxemchuk","year":"1985","unstructured":"Maxemchuk, N.F.: Regular mesh topologies in local and metropolitan area networks. AT&T Tech. J. 64(7), 1659\u20131685 (1985)","journal-title":"AT&T Tech. J."},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Patooghy, A., Miremadi, S.: XYX: a power and performance efficient fault- tolerant routing algorithm for network on chip. In: Proceedings of PDP 2009, pp. 245\u2013251. IEEE Computer Society (2009)","DOI":"10.1109\/PDP.2009.30"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Sen, K., Viswanathan, M., Agha, G.A.: VESTA: a statistical model-checker and analyzer for probabilistic systems. In: Proceedings of QEST 2005, pp. 251\u2013252. IEEE Computer Society (2005)","DOI":"10.1109\/QEST.2005.42"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Wu, J.: A fault-tolerant and deadlock-free routing protocol in 2D meshes based on odd-even turn model. IEEE Trans. Comput. 52(9), 1154\u20131169 (2003)","DOI":"10.1109\/TC.2003.1228511"},{"key":"6_CR20","unstructured":"Younes, H.S.: Verification and planning for stochastic processes with asynchrounous events. Ph.D. thesis, Carnegie Mellon University (2004)"}],"container-title":["Lecture Notes in Computer Science","Formal Methods for Industrial Critical Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-00244-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,23]],"date-time":"2019-10-23T02:02:07Z","timestamp":1571796127000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-00244-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783030002435","9783030002442"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-00244-2_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}