{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T20:11:53Z","timestamp":1725999113971},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030010539"},{"type":"electronic","value":"9783030010546"}],"license":[{"start":{"date-parts":[[2018,11,9]],"date-time":"2018-11-09T00:00:00Z","timestamp":1541721600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-01054-6_47","type":"book-chapter","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T09:47:05Z","timestamp":1541670425000},"page":"655-663","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["High-Speed 2D Parallel MAC Unit Hardware Accelerator for Convolutional Neural Network"],"prefix":"10.1007","author":[{"given":"Hossam O.","family":"Ahmed","sequence":"first","affiliation":[]},{"given":"Maged","family":"Ghoneima","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,11,9]]},"reference":[{"key":"47_CR1","doi-asserted-by":"crossref","unstructured":"V\u00e9stias, M., Neto, H.: Trends of CPU, GPU and FPGA for high-performance computing. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany. IEEE (2014)","DOI":"10.1109\/FPL.2014.6927483"},{"issue":"10","key":"47_CR2","first-page":"1217","volume":"64","author":"S Moini","year":"2017","unstructured":"Moini, S., Alizadeh, B., Emad, M., Ebrahimpour, R.: A resource-limited hardware accelerator for convolutional neural networks in embedded vision applications. IEEE Trans. Circuits Syst. II Express. Briefs 64(10), 1217\u20131221 (2017)","journal-title":"Briefs"},{"key":"47_CR3","doi-asserted-by":"crossref","unstructured":"Ahmed, H.O., Ghoneima, M., Dessouky, M.: Concurrent MAC unit design using VHDL for deep learning networks on FPGA. Presented at the IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE 2018), Penang Island, Malaysia (2018, in Press)","DOI":"10.1109\/ISCAIE.2018.8405440"},{"key":"47_CR4","doi-asserted-by":"publisher","first-page":"6909","DOI":"10.1109\/ACCESS.2017.2699229","volume":"5","author":"H Wang","year":"2017","unstructured":"Wang, H., Shao, M., Liu, Y., Zhao, W.: Enhanced efficiency 3D convolution based on optimal FPGA accelerator. IEEE Access 5, 6909\u20136916 (2017)","journal-title":"IEEE Access"},{"key":"47_CR5","unstructured":"Saravanan, R., Balaji, P., Prabu, R.: Design of 16-bit floating point multiply and accumulate unit. IJMTES Int. J. Mod. Trends Eng. Sci. 03(01) (2015)"},{"key":"47_CR6","unstructured":"Shaikh, T., Beleri, M.: FPGA implementation of multiply accumulate (MAC) unit based on block enable technique. Int. J. Innov. Res. Comput. Commun. Eng. 3(4) (2015)"},{"issue":"8","key":"47_CR7","first-page":"49","volume":"2","author":"N Ashwini","year":"2015","unstructured":"Ashwini, N., Rao, T.K., Rao, D.S.: Low power multiply accumulate unit (MAC) for DSP applications. Int. J. Res. Stud. Sci. Eng. Technol. IJRSSET 2(8), 49\u201354 (2015)","journal-title":"Int. J. Res. Stud. Sci. Eng. Technol. IJRSSET"},{"key":"47_CR8","unstructured":"Nain, P., Virdi, G.S.: Multiplier-accumulator (MAC) unit. Int. J. Digit. Appl. Contemp. Res. 5(3) (2016)"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"SaiKumar, M., Kumar, D.A., Samundiswary, P.: Design and performance analysis of multiply-accumulate (MAC) unit. Presented at the International Conference on Circuit, Power and Computing Technologies, ICCPCT, Nagercoil, India (2014)","DOI":"10.1109\/ICCPCT.2014.7054782"},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Duarte, R.P., V\u00e9stias, M., de Sousa, J.T., Neto, H.: Parallel dot-products for deep learning on FPGA. Presented at the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, September 2017","DOI":"10.23919\/FPL.2017.8056863"},{"key":"47_CR11","unstructured":"Taylor, G., Lacey, G., Areibi, S.: Deep learning on FPGAs: past, present, and future, 13 February 2016"},{"key":"47_CR12","unstructured":"Dettmers, T.: 8-bit approximations for parallelism in deep learning. Presented at the ICLR 2016, San Juan, Puerto Rico, 2\u20134 May 2016 (2016)"},{"key":"47_CR13","unstructured":"Wu, E., Fu, Y., Sirasao, A., Attia, S., Khan, K., Wittig, R.: Deep learning with INT8 optimization on Xilinx devices. In: UltraScale and UltraScale+FPGAs, vol. v1.0.1, no. WP486, 24 April 2017"},{"key":"47_CR14","unstructured":"Gysel, P., Motamedi, M., Ghiasi, S.: Hardware-oriented approximation of convolutional neural networks. Presented at the ICLR, San Juan, Puerto Rico (2016)"}],"container-title":["Advances in Intelligent Systems and Computing","Intelligent Systems and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-01054-6_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,31]],"date-time":"2019-10-31T23:24:35Z","timestamp":1572564275000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-01054-6_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,9]]},"ISBN":["9783030010539","9783030010546"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-01054-6_47","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2018,11,9]]},"assertion":[{"value":"IntelliSys","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Proceedings of SAI Intelligent Systems Conference","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"London","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Kingdom","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 September 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 September 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"intellisys2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/saiconference.com\/IntelliSys2018\/CallforPapers","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}