{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:02:03Z","timestamp":1765994523993,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030016883"},{"type":"electronic","value":"9783030016890"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-030-01689-0_9","type":"book-chapter","created":{"date-parts":[[2018,9,22]],"date-time":"2018-09-22T11:22:22Z","timestamp":1537615342000},"page":"115-123","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Optimal Partitioning of LLC in CAT-enabled CPUs to Prevent Side-Channel Attacks"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0509-5662","authenticated-orcid":false,"given":"Ugo","family":"Fiore","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0278-4825","authenticated-orcid":false,"given":"Adrian","family":"Florea","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5482-967X","authenticated-orcid":false,"given":"Arpad","family":"Gellert","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6328-7577","authenticated-orcid":false,"given":"Lucian","family":"Vintan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5915-2389","authenticated-orcid":false,"given":"Paolo","family":"Zanetti","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,9,23]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Bui, B.D., Caccamo, M., Sha, L., Martinez, J.: Impact of cache partitioning on multi-tasking real time embedded systems. In: 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2008, pp. 101\u2013110. IEEE (2008)","DOI":"10.1109\/RTCSA.2008.42"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Coppens, B., Verbauwhede, I., De Bosschere, K., De Sutter, B.: Practical mitigations for timing-based side-channel attacks on modern x86 processors. In: 2009 30th IEEE Symposium on Security and Privacy, pp. 45\u201360. IEEE (2009)","DOI":"10.1109\/SP.2009.19"},{"issue":"4","key":"9_CR3","first-page":"35","volume":"8","author":"L Domnitser","year":"2012","unstructured":"Domnitser, L., Jaleel, A., Loew, J., Abu-Ghazaleh, N., Ponomarev, D.: Non-monopolizable caches: low-complexity mitigation of cache side channel attacks. ACM Trans. Archit. Code Optim. (TACO) 8(4), 35 (2012)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.: Jump over ASLR: attacking branch predictors to bypass ASLR. In: The 49th Annual IEEE\/ACM International Symposium on Microarchitecture, p. 40. IEEE Press (2016)","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Evtyushkin, D., Riley, R., Abu-Ghazaleh, N.C., Ponomarev, D., et al.: BranchScope: a new side-channel attack on directional branch predictor. In: Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 693\u2013707. ACM (2018)","DOI":"10.1145\/3296957.3173204"},{"issue":"1","key":"9_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s13389-016-0141-6","volume":"8","author":"Q Ge","year":"2018","unstructured":"Ge, Q., Yarom, Y., Cock, D., Heiser, G.: A survey of microarchitectural timing attacks and countermeasures on contemporary hardware. J. Cryptogr. Eng. 8(1), 1\u201327 (2018)","journal-title":"J. Cryptogr. Eng."},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Gellert, A., Florea, A., Fiore, U., Zanetti, P., Vintan, L.: Performance and energy optimisation in cpus through fuzzy knowledge representation. Inf. Sci. (2018, in press)","DOI":"10.1016\/j.ins.2018.03.029"},{"key":"9_CR8","unstructured":"Gruss, D., Lettner, J., Schuster, F., Ohrimenko, O., Haller, I., Costa, M.: Strong and efficient cache side-channel protection using hardware transactional memory. In: 26th USENIX Security Symposium (USENIX Security 17), pp. 217\u2013233. USENIX Association, Vancouver (2017)"},{"key":"9_CR9","volume-title":"Computer Architecture: A Quantitative Approach","author":"JL Hennessy","year":"2017","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 6th edn. Morgan Kaufmann, Burlington (2017)","edition":"6"},{"key":"9_CR10","unstructured":"Intel Corporation: Improving real-time performance by utilizing cache allocation technology. White paper (2015)"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: S\\$A: a shared cache attack that works across cores and defies VM sandboxing-and its application to AES. In: 2015 IEEE Symposium on Security and Privacy (SP), pp. 591\u2013604. IEEE (2015)","DOI":"10.1109\/SP.2015.42"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Jaleel, A., Borch, E., Bhandaru, M., Steely, S.C.J., Emer, J.: Achieving non-inclusive cache performance with inclusive caches: temporal locality aware (TLA) cache management policies. In: Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 151\u2013162. IEEE Computer Society (2010)","DOI":"10.1109\/MICRO.2010.52"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. arXiv preprint arXiv:1801.01203 (2018)","DOI":"10.1109\/SP.2019.00002"},{"key":"9_CR14","unstructured":"Lipp, M., et al.: Meltdown. arXiv preprint arXiv:1801.01207 (2018)"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"Liu, F., et al.: CATalyst: defeating last-level cache side channel attacks in cloud computing. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 406\u2013418. IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: 2015 IEEE Symposium on Security and Privacy (SP), pp. 605\u2013622. IEEE (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"9_CR17","unstructured":"Page, D.: Partitioned cache architecture as a side-channel defence mechanism. IACR Cryptology ePrint archive 2005(280) (2005)"},{"key":"9_CR18","unstructured":"Percival, C.: Cache missing for fun and profit. In: BSDCan2005, Ottawa, Canada (2005)"},{"key":"9_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"595","DOI":"10.1007\/978-3-319-74521-3_62","volume-title":"Human Centered Computing","author":"H Qin","year":"2018","unstructured":"Qin, H.: When partitioning works and when it doesn\u2019t: an empirical study on cache way partitioning. In: Zu, Q., Hu, B. (eds.) HCC 2017. LNCS, vol. 10745, pp. 595\u2013607. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-74521-3_62"},{"issue":"2","key":"9_CR20","first-page":"55","volume":"XXIII","author":"L Vintan","year":"2018","unstructured":"Vintan, L.: About some security niches in present-day microprocessors (in Romanian, asupra unor brese de securitate in microprocesoarele actuale). Buletinul AGIR XXIII(2), 55\u201365 (2018)","journal-title":"Buletinul AGIR"},{"key":"9_CR21","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cache-based side channel attacks. In: ACM SIGARCH Computer Architecture News, vol. 35, no. 2, pp. 494\u2013505. ACM (2007)","DOI":"10.1145\/1273440.1250723"},{"key":"9_CR22","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: A novel cache architecture with enhanced performance and security. In: Proceedings of the 41st Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 83\u201393. IEEE Computer Society (2008)","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"9_CR23","unstructured":"Yarom, Y., Falkner, K.: Flush+Reload: a high resolution, low noise, L3 cache side-channel attack. In: 23rd USENIX Security Symposium (USENIX Security 14), pp. 719\u2013732. USENIX Association, San Diego (2014)"},{"issue":"4","key":"9_CR24","first-page":"34","volume":"14","author":"C Ye","year":"2017","unstructured":"Ye, C., Ding, C., Luo, H., Brock, J., Chen, D., Jin, H.: Cache exclusivity and sharing: theory and optimization. ACM Trans. Archit. Code Optim. (TACO) 14(4), 34 (2017)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"key":"9_CR25","doi-asserted-by":"crossref","unstructured":"Yu, C., Petrov, P.: Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms. In: 2010 47th ACM\/IEEE Design Automation Conference (DAC), pp. 132\u2013137. IEEE (2010)","DOI":"10.1145\/1837274.1837309"},{"key":"9_CR26","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Juels, A., Oprea, A., Reiter, M.K.: HomeAlone: co-residency detection in the cloud via side-channel analysis. In: 2011 IEEE symposium on security and privacy, pp. 313\u2013328. IEEE (2011)","DOI":"10.1109\/SP.2011.31"}],"container-title":["Lecture Notes in Computer Science","Cyberspace Safety and Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-01689-0_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T19:51:28Z","timestamp":1752004288000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-01689-0_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783030016883","9783030016890"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-01689-0_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"CSS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Cyberspace Safety and Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Amalfi","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"css2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/css2018.di.unisa.it\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}