{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T17:28:29Z","timestamp":1775323709031,"version":"3.50.1"},"publisher-location":"Cham","reference-count":25,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030022143","type":"print"},{"value":"9783030022150","type":"electronic"}],"license":[{"start":{"date-parts":[[2018,12,20]],"date-time":"2018-12-20T00:00:00Z","timestamp":1545264000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-02215-0_2","type":"book-chapter","created":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T00:01:12Z","timestamp":1545177672000},"page":"25-44","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Towards Early Validation of Firmware-Based Power Management Using Virtual Prototypes: A Constrained Random Approach"],"prefix":"10.1007","author":[{"given":"Vladimir","family":"Herdt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoang M.","family":"Le","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,12,20]]},"reference":[{"key":"2_CR1","unstructured":"HW-SW, SystemC co-simulation SoC validation platform. Technical Report, TU Braunschweig (2012)"},{"key":"2_CR2","unstructured":"B. Bailey, Power limits of EDA (2016). http:\/\/semiengineering.com\/power-limits-of-eda"},{"key":"2_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3631-5","volume-title":"Quality-Driven SystemC Design","author":"Daniel Gro\u00dfe","year":"2010","unstructured":"D. Gro\u00dfe, R. Drechsler, Quality-Driven SystemC Design. (Springer, Dordrecht, 2010)"},{"issue":"8","key":"2_CR4","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1016\/j.micpro.2013.09.001","volume":"37","author":"Kim Gr\u00fcttner","year":"2013","unstructured":"K. Gr\u00fcttner, P.A. Hartmann, K. Hylla, S. Rosinger, W. Nebel, F. Herrera, E. Villar, C. Brandolese, W. Fornaciari, G. Palermo, C. Ykman-Couvreur, D. Quaglia, F. Ferrero, R. Valencia, The COMPLEX reference framework for HW\/SW co-design and power management supporting platform-based design-space exploration. Microprocess. Microsyst. 37(8, Part C), 966\u2013980 (2013)","journal-title":"Microprocessors and Microsystems"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"F. Haedicke, H.M. Le, D. Gro\u00dfe, R. Drechsler, CRAVE: an advanced constrained random verification environment for SystemC, in ISSoC, 2012, pp. 1\u20137","DOI":"10.1109\/ISSoC.2012.6376356"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"M. Hassan, V. Herdt, H.M. Le, M. Chen, D. Gro\u00dfe, R. Drechsler, Data flow testing for virtual prototypes, in DATE, 2017, pp. 380\u2013385","DOI":"10.23919\/DATE.2017.7927020"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"M. Hassan, V. Herdt, H.M. Le, D. Gro\u00dfe, R. Drechsler, Early SoC security validation by VP-based static information flow analysis, in ICCAD, 2017, pp. 400\u2013407","DOI":"10.1109\/ICCAD.2017.8203805"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"V. Herdt, H.M. Le, D. Gro\u00dfe, R. Drechsler, Compiled symbolic simulation for SystemC, in ICCAD, 2016, pp. 52:1\u201352:8","DOI":"10.1007\/978-3-658-12680-3_1"},{"key":"2_CR9","unstructured":"V. Herdt, H.M. Le, D. Gro\u00dfe, R. Drechsler, On the application of formal fault localization to automated RTL-to-TLM fault correspondence analysis for fast and accurate VP-based error effect simulation \u2013 a case study, in FDL (2016), pp. 1\u20138"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"V. Herdt, H.M. Le, D. Gro\u00dfe, R. Drechsler, ParCoSS: efficient parallelized compiled symbolic simulation, in CAV 2016, pp. 177\u2013183","DOI":"10.1007\/978-3-319-41540-6_10"},{"key":"2_CR11","doi-asserted-by":"publisher","unstructured":"V. Herdt, H.M. Le, D. Gro\u00dfe, R. Drechsler, Verifying SystemC using intermediate verification language and stateful symbolic simulation. TCAD (2018). https:\/\/doi.org\/10.1109\/TCAD.2018.2846638","DOI":"10.1109\/TCAD.2018.2846638"},{"key":"2_CR12","unstructured":"IEEE Std. 1666: IEEE Standard SystemC Language Reference Manual (2011)"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"J. Karmann, W. Ecker, The semantic of the power intent format UPF: consistent power modeling from system level to implementation, in PATMOS Workshop, 2013, pp. 45\u201350","DOI":"10.1109\/PATMOS.2013.6662154"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"J. Laurent, N. Julien, E. Senn, E. Martin, Functional level power analysis: an efficient approach for modeling the power consumption of complex processors, in DATE, vol. 1, 2004, pp. 666\u2013667","DOI":"10.1109\/DATE.2004.1268921"},{"key":"2_CR15","unstructured":"H.M. Le, R. Drechsler, CRAVE 2.0: the next generation constrained random stimuli generator for SystemC, in DVCon, 2014"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"H.M. Le, V. Herdt, D. Gro\u00dfe, R. Drechsler, Towards formal verification of real-world SystemC TLM peripheral models \u2013 a case study, in DATE, 2016, pp. 1160\u20131163","DOI":"10.3850\/9783981537079_0717"},{"issue":"5","key":"2_CR17","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1049\/iet-cds.2011.0352","volume":"6","author":"O Mbarek","year":"2012","unstructured":"O. Mbarek, A. Pegatoquet, M. Auguin, Using unified power format standard concepts for power-aware design and verification of systems-onchip at transaction level. IET Circuits Dev. Syst. 6(5), 287\u2013296 (2012)","journal-title":"IET Circuits Dev. Syst."},{"key":"2_CR18","doi-asserted-by":"publisher","unstructured":"G. Onnebrink, R. Leupers, G. Ascheid, S. Sch\u00fcrmans, Black box ESL power estimation for loosely-timed TLM models. in SAMOS, 2016, pp. 366\u2013371. https:\/\/doi.org\/10.1109\/SAMOS.2016.7818374","DOI":"10.1109\/SAMOS.2016.7818374"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"S.K. Rethinagiri, O. Palomar, R. Ben Atitallah, S. Niar, O. Unsal, A.C. Kestelman, System-level power estimation tool for embedded processor based platforms, in RAPIDO Workshop, 2014, pp. 5:1\u20135:8","DOI":"10.1145\/2555486.2555491"},{"issue":"3","key":"2_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2723161","volume":"14","author":"Parinaz Sayyah","year":"2015","unstructured":"P. Sayyah, M.T. Lazarescu, S. Bocchio, E. Ebeid, G. Palermo, D. Quaglia, A. Rosti, L. Lavagno, Virtual platform-based design space exploration of power-efficient distributed embedded applications. TECS 14(3), 49:1\u201349:25 (2015)","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"S. Sch\u00fcrmans, D. Zhang, D. Auras, R. Leupers, G. Ascheid, X. Chen, L. Wang, Creation of ESL power models for communication architectures using automatic calibration, in DAC, 2013, pp. 1\u20136. https:\/\/doi.org\/10.1145\/2463209.2488804","DOI":"10.1145\/2463209.2488804"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"T. Schuster, R. Meyer, R. Buchty, L. Fossati, M. Berekovic, Socrocket \u2013 a virtual platform for the European Space Agency\u2019s SoC development, in ReCoSoC, 2014, pp. 1\u20137","DOI":"10.1109\/ReCoSoC.2014.6860690"},{"key":"2_CR23","unstructured":"B. Wang, Y. Xu, R. Hasholzner, C. Drewes, R. Rosales, S. Graf, J. Falk, M. Gla\u00df, J. Teich, Exploration of power domain partitioning for application-specific SoCs in system-level design, in MBMV Workshop, 2016, pp. 102\u2013113"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"W. Ye, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, in DAC, 2000, pp. 340\u2013345","DOI":"10.1145\/337292.337436"},{"key":"2_CR25","unstructured":"J. Yuan, C. Pixley, A. Aziz, Constraint-Based Verification. (Springer, New York, 2006)"}],"container-title":["Lecture Notes in Electrical Engineering","Languages, Design Methods, and Tools for Electronic System Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-02215-0_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T16:19:09Z","timestamp":1775319549000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-02215-0_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,20]]},"ISBN":["9783030022143","9783030022150"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-02215-0_2","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"value":"1876-1100","type":"print"},{"value":"1876-1119","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,20]]}}}