{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T21:32:48Z","timestamp":1726003968608},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030022143"},{"type":"electronic","value":"9783030022150"}],"license":[{"start":{"date-parts":[[2018,12,20]],"date-time":"2018-12-20T00:00:00Z","timestamp":1545264000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-02215-0_5","type":"book-chapter","created":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T00:01:12Z","timestamp":1545177672000},"page":"89-105","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fault Analysis in Analog Circuits Through Language Manipulation and Abstraction"],"prefix":"10.1007","author":[{"given":"Enrico","family":"Fraccaroli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Stefanni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,12,20]]},"reference":[{"key":"5_CR1","unstructured":"S. Abughannam, L. Wu, W. Mueller, C. Scheytt, W. Ecker, C. Novello, Fault injection and mixed-level simulation for analog circuits \u2013 a case study, in ANALOG 2016; 15. ITG\/GMM-Symposium (VDE, 2016), pp. 1\u20136"},{"key":"5_CR2","unstructured":"Accellera: Verilog-AMS Language Reference Manual (2014). http:\/\/accellera.org\/images\/downloads\/standards\/v-ams\/VAMS-LRM-2-4.pdf"},{"issue":"3","key":"5_CR3","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/4.278347","volume":"29","author":"S.D. Millman","year":"1994","unstructured":"J.M. Acken, Special applications of the voting model for bridging faults. IEEE J. Solid State Circuits 29(3), 263\u2013270 (1994). https:\/\/doi.org\/10.1109\/4.278347 , http:\/\/ieeexplore.ieee.org\/document\/278347\/","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5_CR4","doi-asserted-by":"publisher","unstructured":"S.N. Ahmadian, S.G. Miremadi, Fault injection in mixed-signal environment using behavioral fault modeling in Verilog-A, in Proceedings of the IEEE International Workshop on Behavioral Modeling and Simulation, BMAS (IEEE, 2010), pp. 69\u201374. https:\/\/doi.org\/10.1109\/BMAS.2010.6156601 , https:\/\/doi.org\/http:\/\/ieeexplore.ieee.org\/document\/6156601\/","DOI":"10.1109\/BMAS.2010.6156601"},{"issue":"6","key":"5_CR5","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/MDAT.2016.2590985","volume":"33","author":"Manuel J. Barragan","year":"2016","unstructured":"M.J. Barragan, H.G. Stratigopoulos, S. Mir, H. Le-Gall, N. Bhargava, A. Bal, Practical simulation flow for evaluating analog\/mixed-signal test techniques. IEEE Des. Test 33(6), 46\u201354 (2016). https:\/\/doi.org\/10.1109\/MDAT.2016.2590985 , http:\/\/ieeexplore.ieee.org\/document\/7511721\/","journal-title":"IEEE Design & Test"},{"issue":"1","key":"5_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1006\/jsco.2001.0494","volume":"33","author":"Christian Bauer","year":"2002","unstructured":"C. Bauer, A. Frink, R. Kreckel, Introduction to the GiNaC framework for symbolic computation within the C++ programming language. J. Symb. Comput. 33(1), 1\u201312 (2002). https:\/\/doi.org\/10.1006\/jsco.2001.0494 , http:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0747717101904948","journal-title":"Journal of Symbolic Computation"},{"issue":"1","key":"5_CR7","first-page":"1","volume":"2010","author":"N Bombieri","year":"2010","unstructured":"N. Bombieri, M. Ferrari, F. Fummi et al., HIFSuite: tools for HDL code conversion and manipulation. EURASIP JES 2010(1), 1\u201320 (2010)","journal-title":"EURASIP JES"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"M. Born, J. Favaro, O. Kath Application of ISO DIS 26262 in practice, in Proceedings of the 1st Workshop on Critical Automotive applications Robustness & Safety \u2013 CARS\u201910 (ACM Press, New York, 2010), p. 3. https:\/\/doi.org\/10.1145\/1772643.1772645 , http:\/\/portal.acm.org\/citation.cfm?doid=1772643.1772645","DOI":"10.1145\/1772643.1772645"},{"issue":"5","key":"5_CR9","first-page":"751","volume":"16","author":"YJ Chang","year":"2000","unstructured":"Y.J. Chang, C.L. Lee, J.E. Chen, C. Su, Behavior-level fault model for the closed-loop operational amplifier. J. Inf. Sci. Eng. 16(5), 751\u2013766 (2000)","journal-title":"J. Inf. Sci. Eng."},{"key":"5_CR10","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1007\/1-4020-7991-5_7","volume-title":"Languages for System Specification: Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specification from FDL\u201903","author":"A Fin","year":"2004","unstructured":"A. Fin, F. Fummi, Laerte++: An object oriented high-level tpg for systemc designs, in Languages for System Specification: Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specification from FDL\u201903, ed. by C. Grimm (Springer, Boston, 2004), pp. 105\u2013117. https:\/\/doi.org\/10.1007\/1-4020-7991-5_7"},{"key":"5_CR11","doi-asserted-by":"publisher","unstructured":"C. Henderson, J. Soden, C. Hawkins, The behavior and testing implications of Cmos Ic logic gate open circuits, in 1991, Proceedings. International Test Conference, vol. 1 (IEEE, 1991), p. 302 https:\/\/doi.org\/10.1109\/TEST.1991.519522 , http:\/\/ieeexplore.ieee.org\/document\/519522\/","DOI":"10.1109\/TEST.1991.519522"},{"key":"5_CR12","doi-asserted-by":"publisher","unstructured":"M. Hillenbrand, M. Heinz, K.D. M\u00fcller-Glaser, N. Adlery, J. Matheisz, C. Reichmannz, An approach for rapidly adapting the demands of ISO\/DIS 26262 to electric\/electronic architecture modeling, in Proceedings of the International Workshop on Rapid System Prototyping (IEEE, 2010), pp. 1\u20137 https:\/\/doi.org\/10.1109\/RSP.2010.5656336 , http:\/\/ieeexplore.ieee.org\/document\/5656336\/","DOI":"10.1109\/RSP.2010.5656336"},{"key":"5_CR13","unstructured":"ISO: ISO\/DIS 26262 \u2013 Road vehicles \u2013 Functional safety. Technical report, Geneva (2011). https:\/\/www.iso.org\/standard\/43464.html"},{"key":"5_CR14","unstructured":"K. Ken, H. Chang, Top-Down Design and Verification of Mixed-Signal Circuits, Planet Analog, 28 June 2005, pp. 1\u20138"},{"key":"5_CR15","doi-asserted-by":"publisher","unstructured":"R. Leveugle, A. Ammari, Early SEU fault injection in digital, analog and mixed signal circuits: a global flow, in Proceedings \u2013 Design, Automation and Test in Europe Conference and Exhibition, vol. 1 (The IEEE Computer Society, 2004), pp. 590\u2013595 https:\/\/doi.org\/10.1109\/DATE.2004.1268909 , http:\/\/ieeexplore.ieee.org\/document\/1268909\/","DOI":"10.1109\/DATE.2004.1268909"},{"issue":"2","key":"5_CR16","doi-asserted-by":"publisher","first-page":"378","DOI":"10.1109\/TCAD.2017.2705129","volume":"37","author":"Michele Lora","year":"2018","unstructured":"M. Lora, S. Vinco, E. Fraccaroli, D. Quaglia, F. Fummi, Analog models manipulation for effective integration in smart system virtual platforms, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(2), 378\u2013391 (2018). https:\/\/doi.org\/10.1109\/TCAD.2017.2705129 , http:\/\/ieeexplore.ieee.org\/document\/7930460\/","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"5_CR17","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1007\/BF01239077","volume":"4","author":"Naveena Nagi","year":"1993","unstructured":"N. Nagi, A. Chatterjee, J.A. Abraham, Fault simulation of linear analog circuits. Analog Integr. Circ. Sig. Process 4(3), 245\u2013260 (1993). https:\/\/doi.org\/10.1007\/BF01239077 , http:\/\/link.springer.com\/10.1007\/BF01239077","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"5_CR18","unstructured":"R. Rana, M. Staron, C. Berger, J. Hansson, M. Nilsson, F. T\u00f6rner, Increasing Efficiency of ISO 26262 Verification and Validation by Combining Fault Injection and Mutation Testing with Model Based Development, in Proceedings of the International Conference on Software Engineering and Applications (ICSOFT-EA), Oct 2015 (SciTePress - Science and and Technology Publications, 2013), p. 12 https:\/\/doi.org\/10.5220\/0004592002510257 , http:\/\/www.scitepress.org\/DigitalLibrary\/Link.aspx?doi=10.5220\/0004592002510257"},{"key":"5_CR19","volume-title":"EDA for IC Implementation, Circuit Design, and Process Technology","author":"L Scheffer","year":"2006","unstructured":"Scheffer, L., Lavagno, L., Martin, G.: EDA for IC Implementation, Circuit Design, and Process Technology (CRC Press, Boca Raton, 2006)"},{"issue":"8","key":"5_CR20","doi-asserted-by":"publisher","first-page":"1176","DOI":"10.1109\/TCAD.2009.2020721","volume":"28","author":"A. Singhee","year":"2009","unstructured":"A. Singhee, R.A. Rutenbar, Statistical blockade: very fast statistical simulation and modeling of rare circuit events and its application to memory design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(8), 1176\u20131189 (2009). https:\/\/doi.org\/10.1109\/TCAD.2009.2020721 , http:\/\/ieeexplore.ieee.org\/document\/5166555\/","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5_CR21","doi-asserted-by":"publisher","unstructured":"S. Sunter, Closing the loop between analog design and test, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), (IEEE, 2016), pp. 894\u2013897. https:\/\/doi.org\/10.1109\/ISCAS.2016.7527385 . http:\/\/ieeexplore.ieee.org\/lpdocs\/epic03\/wrapper.htm?arnumber=7527385","DOI":"10.1109\/ISCAS.2016.7527385"},{"key":"5_CR22","doi-asserted-by":"publisher","unstructured":"S. Sunter, K. Jurga, P. Dingenen, R. Vanhooren, Practical random sampling of potential defects for analog fault simulation, in 2014 International Test Conference, vol. 2015-Febru. (IEEE, 2014), pp. 1\u201310. https:\/\/doi.org\/10.1109\/TEST.2014.7035281 , http:\/\/ieeexplore.ieee.org\/document\/7035281\/","DOI":"10.1109\/TEST.2014.7035281"},{"key":"5_CR23","doi-asserted-by":"publisher","unstructured":"H. Vierhaus, W. Meyer, U. Glaser, CMOS bridges and resistive transistor faults: IDDQ versus delay effects, in Proceedings of IEEE International Test Conference \u2013 (ITC) (IEEE, 1993), pp. 83\u201391. https:\/\/doi.org\/10.1109\/TEST.1993.470715 . http:\/\/ieeexplore.ieee.org\/document\/470715\/","DOI":"10.1109\/TEST.1993.470715"}],"container-title":["Lecture Notes in Electrical Engineering","Languages, Design Methods, and Tools for Electronic System Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-02215-0_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T12:44:37Z","timestamp":1573562677000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-02215-0_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,20]]},"ISBN":["9783030022143","9783030022150"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-02215-0_5","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2018,12,20]]}}}