{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T13:21:03Z","timestamp":1775308863626,"version":"3.50.1"},"publisher-location":"Cham","reference-count":33,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030028060","type":"print"},{"value":"9783030028077","type":"electronic"}],"license":[{"start":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T00:00:00Z","timestamp":1544745600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-02807-7_8","type":"book-chapter","created":{"date-parts":[[2018,12,13]],"date-time":"2018-12-13T14:32:49Z","timestamp":1544711569000},"page":"155-178","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fault Tolerance in 3D-ICs"],"prefix":"10.1007","author":[{"given":"Raviteja P.","family":"Reddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Acharyya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,12,14]]},"reference":[{"issue":"5","key":"8_CR1","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602\u2013633 (2001)","journal-title":"Proc. IEEE"},{"issue":"6","key":"8_CR2","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/MDT.2005.134","volume":"22","author":"CC Liu","year":"2005","unstructured":"Liu, C.C., Ganusov, I., Burtscher, M., Tiwari, S.: Bridging the processor-memory performance gap with 3D IC technology. IEEE Des. Test Comput. 22(6), 556\u2013564 (2005)","journal-title":"IEEE Des. Test Comput."},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Frank, T., Chappaz, C., Leduc, P., Arnaud, L., Moreau, S., Thuaire, A., El Farhane, R., Anghel, L.: Reliability approach of high density through silicon via (TSV). In: 2010 12th Electronics Packaging Technology Conference (EPTC), December 2010, pp. 321\u2013324. IEEE (2010)","DOI":"10.1109\/EPTC.2010.5702655"},{"key":"8_CR4","unstructured":"Zhao, Y.: Investigation into Yield and Reliability Enhancement of TSV-Based Three-Dimensional Integration Circuits. Doctoral Dissertation, University of Southampton (2014)"},{"issue":"6","key":"8_CR5","doi-asserted-by":"crossref","first-page":"905","DOI":"10.1109\/TCAD.2013.2237770","volume":"32","author":"K Athikulwongse","year":"2013","unstructured":"Athikulwongse, K., Yang, J.S., Pan, D.Z., Lim, S.K.: Impact of mechanical stress on the full chip timing for through-silicon-via-based 3-D ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(6), 905\u2013917 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR6","unstructured":"Liu, X., Chen, Q., Dixit, P., Chatterjee, R., Tummala, R.R., Sitaraman, S.K.: Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). In: 59th Electronic Components and Technology Conference, 2009. ECTC 2009, pp. 624\u2013629. IEEE (2009)"},{"issue":"1","key":"8_CR7","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1145\/2494536","volume":"57","author":"M Jung","year":"2014","unstructured":"Jung, M., Mitra, J., Pan, D.Z., Lim, S.K.: TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC. Commun. ACM 57(1), 107\u2013115 (2014)","journal-title":"Commun. ACM"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Lu, K.H., Zhang, X., Ryu, S.K., Im, J., Huang, R. Ho, P.S.: Thermo-mechanical reliability of 3-D ICs containing through silicon vias. In: 59th Proceedings of Electronic Components and Technology Conference. ECTC 2009, pp. 630\u2013634. IEEE (2009)","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Lu, K.H., Ryu, S.K., Zhao, Q., Zhang, X., Im, J., Huang, R., Ho, P.S.: Thermal stress induced delamination of through silicon vias in 3-D interconnects. In: 2010 Proceedings of 60th Electronic Components and Technology Conference (ECTC), pp. 40\u201345. IEEE (2010)","DOI":"10.1109\/ECTC.2010.5490883"},{"issue":"1","key":"8_CR10","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/TDMR.2010.2068572","volume":"11","author":"SK Ryu","year":"2011","unstructured":"Ryu, S.K., Lu, K.H., Zhang, X., Im, J.H., Ho, P.S., Huang, R.: Impact of near-surface thermal stresses on interfacial reliability of through-silicon vias for 3-D interconnects. IEEE Trans. Device Mater. Reliab. 11(1), 35\u201343 (2011)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"issue":"1","key":"8_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.microrel.2012.11.005","volume":"53","author":"CR Kao","year":"2013","unstructured":"Kao, C.R., Wu, A.T., Tu, K.N., Lai, Y.S.: Reliability of micro-interconnects in 3D IC packages. Microelectron. Reliab. 53(1), 1 (2013)","journal-title":"Microelectron. Reliab."},{"issue":"1","key":"8_CR12","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1016\/j.microrel.2012.08.011","volume":"53","author":"CT Ko","year":"2013","unstructured":"Ko, C.T., Chen, K.N.: Reliability of key technologies in 3D integration. Microelectron. Reliab. 53(1), 7\u201316 (2013)","journal-title":"Microelectron. Reliab."},{"issue":"3","key":"8_CR13","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1016\/j.microrel.2010.09.031","volume":"51","author":"KN Tu","year":"2011","unstructured":"Tu, K.N.: Reliability challenges in 3D IC packaging technology. Microelectron. Reliab. 51(3), 517\u2013523 (2011)","journal-title":"Microelectron. Reliab."},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Chakrabarty, K., Deutsch, S., Thapliyal, H., Ye, F.: TSV defects and TSV-induced circuit failures: The third dimension in test and design-for-test. In: 2012 IEEE International Conference on Reliability Physics Symposium (IRPS), pp. 5F\u20131. IEEE (2012)","DOI":"10.1109\/IRPS.2012.6241859"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Lin, Y.M., Zhan, C.J., Juang, J.Y., Lau, J.H., Chen, T.H., Lo, R., Kao, M., Tian, T., Tu, K.N.: Electromigration in Ni\/Sn intermetallic micro bump joint for 3D IC chip stacking. In: 2011 IEEE 61st Electronic Components and Technology Conference (ECTC), pp. 351\u2013357. IEEE (2011)","DOI":"10.1109\/ECTC.2011.5898537"},{"issue":"1","key":"8_CR16","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1016\/j.microrel.2012.06.021","volume":"53","author":"T Frank","year":"2013","unstructured":"Frank, T., Moreau, S., Chappaz, C., Leduc, P., Arnaud, L., Thuaire, A., Chery, E., Lorut, F., Anghel, L., Poupon, G.: Reliability of TSV interconnects: electromigration, thermal cycling, and impact on above metal level dielectric. Microelectron. Reliab. 53(1), 17\u201329 (2013)","journal-title":"Microelectron. Reliab."},{"issue":"9","key":"8_CR17","doi-asserted-by":"crossref","first-page":"1336","DOI":"10.1016\/j.microrel.2010.07.024","volume":"50","author":"YC Tan","year":"2010","unstructured":"Tan, Y.C., Tan, C.M., Zhang, X.W., Chai, T.C., Yu, D.Q.: Electromigration performance of through silicon Via (TSV)\u2014a modeling approach. Microelectron. Reliab. 50(9), 1336\u20131340 (2010)","journal-title":"Microelectron. Reliab."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Pak, J., Pathak, M., Lim, S.K., Pan, D.Z.: Modeling of electromigration in through-silicon-via based 3D IC. In: 2011 IEEE 61st Proceedings of Electronic Components and Technology Conference (ECTC), pp. 1420\u20131427. IEEE (2011)","DOI":"10.1109\/ECTC.2011.5898698"},{"issue":"4","key":"8_CR19","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1109\/TVLSI.2011.2107924","volume":"20","author":"AC Hsieh","year":"2012","unstructured":"Hsieh, A.C., Hwang, T.: TSV redundancy: architecture and design issues in 3-D IC. IEEE Trans. Very Large Scale Integr. VLSI Syst. 20(4), 711\u2013722 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Loi, I., Mitra, S., Lee, T.H., Fujita, S. Benini, L.: A low-overhead fault tolerance scheme for TSV-based 3D network on chip links. In: Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design, November 2008, pp. 598\u2013602. IEEE Press (2008)","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Jiang, L., Xu, Q., Eklow, B.: On effective TSV repair for 3D-stacked ICs. In: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), March 2012, pp. 793\u2013798. IEEE (2012)","DOI":"10.1109\/DATE.2012.6176602"},{"key":"8_CR22","unstructured":"Kawano, M., Uchiyama, S., Egawa, Y., Takahashi, N., Kurita, Y., Soejima, K., Komuro, M., Matsui, S., Shibata, K., Yamada, J., Ishino, M.: A 3D packaging technology for 4 Gbit stacked DRAM with 3 Gbps data transfer. In: IEDM\u201906 International on Electron Devices Meeting, 2006, pp. 1\u20134. IEEE (2006)"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Zhang, T., Wang, K., Feng, Y., Song, X., Duan, L., Xie, Y., Cheng, X., Lin, Y.L.: A customized design of DRAM controller for on-chip 3D DRAM stacking. In: 2010 Custom Integrated Circuits Conference (CICC), pp. 1\u20134. IEEE (2010)","DOI":"10.1109\/CICC.2010.5617465"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Jiang, L., Ye, F., Xu, Q., Chakrabarty, K., Eklow, B.: May. On effective and efficient in-field TSV repair for stacked 3D ICs. In: 2013 50th ACM\/EDAC\/IEEE on Design Automation Conference (DAC), pp. 1\u20136. IEEE (2013)","DOI":"10.1145\/2463209.2488824"},{"issue":"8","key":"8_CR25","doi-asserted-by":"crossref","first-page":"1567","DOI":"10.1109\/TVLSI.2014.2343156","volume":"23","author":"Y Zhao","year":"2015","unstructured":"Zhao, Y., Khursheed, S., Al-Hashimi, B.M.: Online fault tolerance technique for TSV-based 3-D-IC. IEEE Trans. Very Large Scale Integr. VLSI Syst. 23(8), 1567\u20131571 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Reddy, R.P., Acharyya, A., Khursheed, S.: A cost-effective fault tolerance technique for functional TSV in 3-D ICs.\u00a0IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2017)","DOI":"10.1109\/TVLSI.2017.2681703"},{"key":"8_CR27","volume-title":"Communication Systems","author":"S Haykin","year":"2008","unstructured":"Haykin, S.: Communication Systems. Wiley, New York, NY, USA (2008)"},{"issue":"1","key":"8_CR28","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/TED.2009.2034508","volume":"57","author":"G Katti","year":"2010","unstructured":"Katti, G., Stucchi, M., De Meyer, K., Dehaene, W.: Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans. Electron Devices 57(1), 256\u2013262 (2010)","journal-title":"IEEE Trans. Electron Devices"},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Ye, F., Chakrabarty, K.: TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation. In: 2012 Proceedings of the 49th Annual Design Automation Conference, pp. 1024\u20131030. ACM (2012)","DOI":"10.1145\/2228360.2228545"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"Cho, M., Liu, C., Kim, D.H., Lim, S.K., Mukhopadhyay, S.: Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system. In: Proceedings of the International Conference on Computer-Aided Design, November 2011, pp. 694\u2013697. IEEE Press (2010)","DOI":"10.1109\/ICCAD.2010.5654255"},{"issue":"11","key":"8_CR31","doi-asserted-by":"crossref","first-page":"2380","DOI":"10.1109\/TVLSI.2013.2289964","volume":"22","author":"H Sung","year":"2014","unstructured":"Sung, H., Cho, K., Yoon, K., Kang, S.: A delay test architecture for TSV with resistive open defects in 3-D stacked memories. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22(11), 2380\u20132387 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"8_CR32","doi-asserted-by":"crossref","unstructured":"Lu, T., Serafy, C., Yang, Z., Samal, S., Lim, S.K., Srivastava, A.: TSV-based 3D ICs: design methods and tools. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2017)","DOI":"10.1109\/TCAD.2017.2666604"},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"Zhao, Y., Khursheed, S., Al-Hashimi, B.M.: Cost-effective TSV grouping for yield improvement of 3D-ICs. In: 2011 20th Asian Test Symposium (ATS), pp. 201\u2013206. IEEE (2011)","DOI":"10.1109\/ATS.2011.37"}],"container-title":["Internet of Things","Security and Fault Tolerance in Internet of Things"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-02807-7_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T12:30:38Z","timestamp":1775305838000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-02807-7_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,14]]},"ISBN":["9783030028060","9783030028077"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-02807-7_8","relation":{},"ISSN":["2199-1073","2199-1081"],"issn-type":[{"value":"2199-1073","type":"print"},{"value":"2199-1081","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,14]]}}}