{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T16:16:38Z","timestamp":1743005798900,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030105488"},{"type":"electronic","value":"9783030105495"}],"license":[{"start":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:00:00Z","timestamp":1546214400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:00:00Z","timestamp":1546214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-10549-5_57","type":"book-chapter","created":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:03:31Z","timestamp":1546214611000},"page":"733-744","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Programmable HSA Accelerators for Zynq UltraScale+ MPSoC Systems"],"prefix":"10.1007","author":[{"given":"Wolfgang","family":"Bauer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philipp","family":"Holzinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steffen","family":"Vaas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Hartke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,12,31]]},"reference":[{"key":"57_CR1","doi-asserted-by":"crossref","unstructured":"Al-Dujaili, A., Deragisch, F., Hagiescu, A., Wong, W.: Guppy: a GPU-like soft-core processor. In: 2012 International Conference on Field-Programmable Technology, FPT 2012, Seoul, Korea (South), 10\u201312 December 2012, pp. 57\u201360. IEEE (2012)","DOI":"10.1109\/FPT.2012.6412112"},{"key":"57_CR2","unstructured":"Altera: Implementing FPGA Design with the OpenCL Standard, November 2013. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01173-opencl.pdf"},{"key":"57_CR3","unstructured":"AMD: ROCm: Open Platform For Development, Discovery and Education around GPU Computing, April 2016. https:\/\/gpuopen.com\/compute-product\/rocm\/"},{"key":"57_CR4","doi-asserted-by":"crossref","unstructured":"Andryc, K., Merchant, M., Tessier, R.: Flexgrip: A soft GPGPU for FPGAS. In: 2013 International Conference on Field-Programmable Technology (FPT), pp. 230\u2013237, December 2013","DOI":"10.1109\/FPT.2013.6718358"},{"key":"57_CR5","doi-asserted-by":"crossref","unstructured":"Balasubramanian, R., et al.: MIAOW - an open source RTL implementation of a GPGPU. In: 2015 IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS XVIII, Yokohama, Japan, 13\u201315 April 2015, pp. 1\u20133. IEEE (2015)","DOI":"10.1109\/CoolChips.2015.7158663"},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"Bush, J., Dexter, P., Miller, T.N., Carpenter, A.: Nyami: a synthesizable GPU architectural model for general-purpose and graphics-specific workloads. In: 2015 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2015, Philadelphia, PA, USA, 29\u201331 March 2015, pp. 173\u2013182. IEEE Computer Society (2015)","DOI":"10.1109\/ISPASS.2015.7095803"},{"key":"57_CR7","doi-asserted-by":"crossref","unstructured":"Bush, J., Khasawneh, M.A., Mahmoud, K.Z., Miller, T.N.: NyuziRaster: Optimizing rasterizer performance and energy in the Nyuzi open source GPU. In: 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 204\u2013213. IEEE (2016)","DOI":"10.1109\/ISPASS.2016.7482095"},{"key":"57_CR8","doi-asserted-by":"crossref","unstructured":"Canis, A., et al.: LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2011, ACM, New York, NY, USA, pp. 33\u201336 (2011)","DOI":"10.1145\/1950413.1950423"},{"key":"57_CR9","doi-asserted-by":"crossref","unstructured":"Choi, J., Brown, S., Anderson, J.: From software threads to parallel hardware in high-level synthesis for FPGAs. In: 2013 International Conference on Field-Programmable Technology (FPT), pp. 270\u2013277. IEEE (2013)","DOI":"10.1109\/FPT.2013.6718365"},{"key":"57_CR10","unstructured":"HSA Foundation: HSA Foundation Specification Version 1.1, May 2016. http:\/\/www.hsafoundation.com\/standards\/"},{"key":"57_CR11","unstructured":"Kadi, M.A., Huebner, M.: Integer computations with soft GPGPU on FPGAs. In: 2016 International Conference on Field-Programmable Technology (FPT), pp. 28\u201335, December 2016"},{"key":"57_CR12","doi-asserted-by":"crossref","unstructured":"Mukherjee, S., Sun, Y., Blinzer, P., Ziabari, A.K., Kaeli, D.: A comprehensive performance analysis of HSA and OpenCL 2.0. In: 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 183\u2013193. IEEE (2016)","DOI":"10.1109\/ISPASS.2016.7482093"},{"key":"57_CR13","doi-asserted-by":"crossref","unstructured":"Reichenbach, M., Holzinger, P., H\u00e4ublein, K., Lieske, T., Blinzer, P., Fey, D.: LibHSA: one step towards mastering the era of heterogeneous hardware accelerators using FPGAs. In: 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp. 1\u20136. IEEE (2017)","DOI":"10.1109\/DASIP.2017.8122108"},{"key":"57_CR14","unstructured":"Samsung: A Mobile Processor That Goes Beyond Mobile Innovation, April 2016. http:\/\/www.samsung.com\/semiconductor\/minisite\/exynos\/products\/mobileprocessor\/exynos-9-series-8895\/"},{"key":"57_CR15","doi-asserted-by":"crossref","unstructured":"Vaas, S., Reichenbach, M., Fey, D.: An application-specific instruction set processor for power quality monitoring. In: 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 181\u2013188, May 2016","DOI":"10.1109\/IPDPSW.2016.143"},{"key":"57_CR16","unstructured":"Xilinx: The Xilinx SDAccel Development Environment (2014). https:\/\/www.xilinx.com\/publications\/prod_mktg\/sdx\/sdaccel-backgrounder.pdf"},{"key":"57_CR17","unstructured":"Xilinx: Vivado Design Suite User Guide: High-Level Synthesis, October 2014. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_2\/ug902-vivado-high-level-synthesis.pdf"},{"key":"57_CR18","unstructured":"Xilinx: Xilinx Zynq UltraScale+ Device Technical Reference Manual, December 2017. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug1085-zynq-ultrascale-trm.pdf"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2018: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-10549-5_57","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T08:44:00Z","timestamp":1672562640000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-10549-5_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,31]]},"ISBN":["9783030105488","9783030105495"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-10549-5_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018,12,31]]},"assertion":[{"value":"31 December 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Turin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 August 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31 August 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/europar2018.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}