{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:36:38Z","timestamp":1743003398430,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030105488"},{"type":"electronic","value":"9783030105495"}],"license":[{"start":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:00:00Z","timestamp":1546214400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:00:00Z","timestamp":1546214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-10549-5_60","type":"book-chapter","created":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:03:31Z","timestamp":1546214611000},"page":"769-781","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Refactoring Loops with Nested IFs for SIMD Extensions Without Masked Instructions"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5027-9749","authenticated-orcid":false,"given":"Huihui","family":"Sun","sequence":"first","affiliation":[]},{"given":"Sergei","family":"Gorlatch","sequence":"additional","affiliation":[]},{"given":"Rongcai","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,12,31]]},"reference":[{"key":"60_CR1","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1007\/978-3-642-23397-5_17","volume-title":"Euro-Par 2011 Parallel Processing","author":"Marco Aldinucci","year":"2011","unstructured":"Aldinucci, M., Danelutto, M., Kilpatrick, P., Meneghin, M., Torquati, M.: Accelerating code on multi-cores with FastFlow. In: Proceedings of the 17th International Conference on Parallel Processing (Euro-Par), pp. 170\u2013181 (2011). https:\/\/doi.org\/10.1007\/978-3-642-23397-5_17"},{"key":"60_CR2","doi-asserted-by":"publisher","unstructured":"Allen, J.R., Kennedy, K., Porterfield, C., et al.: Conversion of control dependence to data dependence. In: Proceedings of the Symposium on Principles of Programming Languages (POPL), Austin, Texas, USA, pp. 177\u2013189 (1983). https:\/\/doi.org\/10.1145\/567067.567085","DOI":"10.1145\/567067.567085"},{"key":"60_CR3","unstructured":"AMD: Using the x86 Open64 Compiler Suite (2012). For x86 Open64 version 4.5.2"},{"key":"60_CR4","unstructured":"ARM. https:\/\/developer.arm.com\/products\/processors\/cortex-a\/cortex-a8. Accessed 24 Sept 2018"},{"key":"60_CR5","doi-asserted-by":"publisher","unstructured":"Danelutto, M., Garcia, J.D., Sanchez, L.M., Sotomayor, R., Torquati, M.: Introducing parallelism by using REPARA C++11 attributes. In: 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), pp. 354\u2013358 (2016). https:\/\/doi.org\/10.1109\/PDP.2016.115","DOI":"10.1109\/PDP.2016.115"},{"key":"60_CR6","unstructured":"Free Software Foundation: Using the GNU Compiler Collection (GCC). https:\/\/gcc.gnu.org\/onlinedocs\/gcc\/. Accessed 24 Sept 2018"},{"key":"60_CR7","first-page":"1","volume":"59","author":"H Fu","year":"2016","unstructured":"Fu, H., Liao, J., Yang, J., et al.: The Sunway TaihuLight supercomputer: system and applications. Sci. China Inf. Sci. 59, 1\u201316 (2016)","journal-title":"Sci. China Inf. Sci."},{"key":"60_CR8","doi-asserted-by":"publisher","unstructured":"Haidl, M., Moll, S., Klein, L., Sun, H., Hack, S., Gorlatch, S.: PACXXv2 + RV: an LLVM-based portable high-performance programming model. In: Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC, pp. 7:1\u20137:12 (2017). https:\/\/doi.org\/10.1145\/3148173.3148185","DOI":"10.1145\/3148173.3148185"},{"key":"60_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Arch. News 34, 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Arch. News"},{"key":"60_CR10","unstructured":"IBM. https:\/\/www.ibm.com\/systems\/power\/hardware\/power8\/. Accessed 24 Sept 2018"},{"key":"60_CR11","unstructured":"Intel: Intel C++ Compiler Developer Guide and Reference (2017). Version 18.0"},{"key":"60_CR12","doi-asserted-by":"publisher","unstructured":"Karrenberg, R., Hack, S.: Whole-function vectorization. In: Proceedings of the International Symposium on Code Generation and Optimization (CGO), Chamonix, France, pp. 141\u2013150 (2011). https:\/\/doi.org\/10.1109\/CGO.2011.5764682","DOI":"10.1109\/CGO.2011.5764682"},{"issue":"5","key":"60_CR13","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1145\/358438.349320","volume":"35","author":"Samuel Larsen","year":"2000","unstructured":"Larsen, S., Amarasinghe, S.P.: Exploiting superword level parallelism with multimedia instruction sets. In: Proceedings of the Conference on Programming Language Design and Implementation (PLDI), Vancouver, Britith Columbia, Canada, pp. 145\u2013156 (2000). https:\/\/doi.org\/10.1145\/358438.349320","journal-title":"ACM SIGPLAN Notices"},{"key":"60_CR14","unstructured":"Lattner, C., Adve, V.S.: LLVM: a compilation framework for lifelong program analysis and transformation. In: Proceedings of the International Symposium on Code Generation and Optimization (CGO), San Jose, CA, USA, pp. 75\u201388 (2004)"},{"key":"60_CR15","unstructured":"Naishlos, D.: Autovectorization in GCC. In: Proceedings of the GCC Developers Summit, Ottawa, Ontario, Canada, pp. 105\u2013118 (2004)"},{"key":"60_CR16","unstructured":"Shin, J., Hall, M.W., Chame, J.: Superword-level parallelism in the presence of control flow. In: Proceedings of the International Symposium on Code Generation and Optimization (CGO), San Jose, CA, USA, pp. 165\u2013175 (2005)"},{"key":"60_CR17","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Faanes, G., Sugumar, R.A.: Vector instruction set support for conditional operations. In: Proceedings of the International Symposium on Computer Architecture (ISCA), Vancouver, BC, Canada, pp. 260\u2013269 (2000)","DOI":"10.1145\/342001.339693"},{"key":"60_CR18","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1023\/A:1007559022013","volume":"28","author":"N Sreraman","year":"2000","unstructured":"Sreraman, N., Govindarajan, R.: A vectorizing compiler for multimedia extensions. Int. J. Parallel Program. 28, 363\u2013400 (2000)","journal-title":"Int. J. Parallel Program."},{"key":"60_CR19","volume-title":"A Catalogue of Optimizing Transformations","author":"J Thomas","year":"1971","unstructured":"Thomas, J., Allen, F., Cocke, J.: A Catalogue of Optimizing Transformations. Prentice-Hall, Englewood Cliffs (1971)"},{"key":"60_CR20","unstructured":"TOP500. https:\/\/www.top500.org\/lists\/2018\/06\/. Accessed 24 Sept 2018"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2018: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-10549-5_60","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T08:44:19Z","timestamp":1672562659000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-10549-5_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,31]]},"ISBN":["9783030105488","9783030105495"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-10549-5_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018,12,31]]},"assertion":[{"value":"31 December 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Turin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27 August 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31 August 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/europar2018.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}