{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T11:23:58Z","timestamp":1742988238595,"version":"3.40.3"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030129873"},{"type":"electronic","value":"9783030129880"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-12988-0_6","type":"book-chapter","created":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T05:50:09Z","timestamp":1549000209000},"page":"84-100","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Formal Timing Analysis of Digital Circuits"],"prefix":"10.1007","author":[{"given":"Qurat","family":"Ul Ain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,2,2]]},"reference":[{"key":"6_CR1","series-title":"Communications in Computer and Information Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/978-3-319-53946-1_5","volume-title":"Formal Techniques for Safety-Critical Systems","author":"IH Abbasi","year":"2017","unstructured":"Abbasi, I.H., Lodhi, F.K., Kamboh, A.M., Hasan, O.: Formal verification of gate-level multiple side channel parameters to detect hardware Trojans. In: Artho, C., \u00d6lveczky, P.C. (eds.) FTSCS 2016. CCIS, vol. 694, pp. 75\u201392. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-53946-1_5"},{"key":"6_CR2","unstructured":"Ul Ain, Q.: Formal Timing Analysis of Digital Circuits (2018). http:\/\/save.seecs.nust.edu.pk\/projects\/ftadc\/"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Alur, R., Courcoubetis, C., Dill, D.: Model-checking for real-time systems. In: Logic in Computer Science, pp. 414\u2013425. IEEE (1990)","DOI":"10.1007\/3-540-54233-7_128"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Andraus, Z.S., Sakallah, K.A.: Automatic abstraction and verification of verilog models. In: Proceedings of 41st Design Automation Conference, pp. 218\u2013223 (2004)","DOI":"10.1145\/996566.996629"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Bara, A., Bazargan-Sabet, P., Chevallier, R., Ledu, D., Encrenaz, E., Renault, P.: Formal verification of timed VHDL programs. In: Forum on Specification Design Languages, pp. 80\u201385. IET (2010)","DOI":"10.1049\/ic.2010.0133"},{"key":"6_CR6","unstructured":"Behrmann, G., David, A., Larsen, K.G.: A tutorial on Uppaal 4.0 (2006)"},{"key":"6_CR7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04558-9","volume-title":"Systems and Software Verification: Model-Checking Techniques and Tools","author":"B B\u00e9rard","year":"2013","unstructured":"B\u00e9rard, B., et al.: Systems and Software Verification: Model-Checking Techniques and Tools. Springer, Heidelberg (2013). https:\/\/doi.org\/10.1007\/978-3-662-04558-9"},{"issue":"6","key":"6_CR8","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1016\/S1571-0661(04)80468-7","volume":"65","author":"M Bozga","year":"2002","unstructured":"Bozga, M., Jianmin, H., Maler, O., Yovine, S.: Verification of asynchronous circuits using timed automata. Electron. Notes Theor. Comput. Sci. 65(6), 47\u201359 (2002)","journal-title":"Electron. Notes Theor. Comput. Sci."},{"key":"6_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1007\/978-3-642-25379-9_24","volume-title":"Certified Programs and Proofs","author":"T Braibant","year":"2011","unstructured":"Braibant, T.: Coquet: a Coq library for verifying hardware. In: Jouannaud, J.-P., Shao, Z. (eds.) CPP 2011. LNCS, vol. 7086, pp. 330\u2013345. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-25379-9_24"},{"key":"6_CR10","unstructured":"Brglez, F., Bryan, D., Kozminski, K.: Notes on the ISCAS 1989 benchmark circuits. North-Carolina State University (1989)"},{"key":"6_CR11","unstructured":"Bryan, D.: The ISCAS 1985 benchmark circuits and netlist format. North Carolina State University, vol. 25 (1985)"},{"issue":"1","key":"6_CR12","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1007\/s10703-008-0061-x","volume":"34","author":"R Chevallier","year":"2009","unstructured":"Chevallier, R., Encrenaz-Tiphene, E., Fribourg, L., Xu, W.: Timed verification of the generic architecture of a memory circuit using parametric timed automata. Form. Methods Syst. Des. 34(1), 59\u201381 (2009)","journal-title":"Form. Methods Syst. Des."},{"key":"6_CR13","unstructured":"Claris\u00f3, R., Cortadella, J.: Verification of timed circuits with symbolic delays. In: Asia and South Pacific Design Automation Conference, pp. 628\u2013633. IEEE (2004)"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Hasan, O., Tahar, S.: Formal verification methods. In: Encyclopedia of Information Science and Technology, Third Edition, pp. 7162\u20137170. IGI Global (2015)","DOI":"10.4018\/978-1-4666-5888-2.ch705"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Irfan, A., Cimatti, A., Griggio, A., Roveri, M., Sebastiani, R.: Verilog2SMV: a tool for word-level verification. In: Design Automation Test in Europe Conference Exhibition, pp. 1156\u20131159 (2016)","DOI":"10.3850\/9783981537079_0765"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Kilts, S.: Static Timing Analysis. Advanced FPGA Design: Architecture, Implementation, and Optimization, pp. 269\u2013278 (2007)","DOI":"10.1002\/9780470127896"},{"key":"6_CR17","volume-title":"Logic and Computer Design Fundamentals","author":"MM Mano","year":"2008","unstructured":"Mano, M.M., Kime, C.R.: Logic and Computer Design Fundamentals, vol. 3. Prentice Hall, Upper Saddle River (2008)"},{"key":"6_CR18","volume-title":"Bebop to the Boolean Boogie: An Unconventional Guide to Electronics","author":"C Maxfield","year":"2008","unstructured":"Maxfield, C.: Bebop to the Boolean Boogie: An Unconventional Guide to Electronics. Newnes, Oxford (2008)"},{"key":"6_CR19","doi-asserted-by":"publisher","DOI":"10.1201\/b17555","volume-title":"Hardware Security: Design, Threats, and Safeguards","author":"D Mukhopadhyay","year":"2014","unstructured":"Mukhopadhyay, D., Chakraborty, R.S.: Hardware Security: Design, Threats, and Safeguards. Chapman and Hall\/CRC, Boca Raton (2014)"},{"key":"6_CR20","doi-asserted-by":"publisher","first-page":"xiii","DOI":"10.1016\/B978-1-4832-0775-9.50007-5","volume-title":"Computer Organization and Design","author":"David A. Patterson","year":"1994","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization and Design. zadnje izdanje (1994)"},{"key":"6_CR21","unstructured":"Quartus prime standard edition handbook (2015)"},{"key":"6_CR22","volume-title":"Digital Integrated Circuits","author":"JM Rabaey","year":"2002","unstructured":"Rabaey, J.M., Chandrakasan, A.P., Nikolic, B.: Digital Integrated Circuits, vol. 2. Prentice hall Englewood Cliffs, New Jersey (2002)"},{"key":"6_CR23","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B Razavi","year":"2002","unstructured":"Razavi, B.: Design of Analog CMOS Integrated Circuits. Tata McGraw-Hill Education, New York City (2002)"},{"key":"6_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1007\/978-3-540-40903-8_17","volume-title":"Formal Modeling and Analysis of Timed Systems","author":"RB Salah","year":"2004","unstructured":"Salah, R.B., Bozga, M., Maler, O.: On timing analysis of combinational circuits. In: Larsen, K.G., Niebert, P. (eds.) FORMATS 2003. LNCS, vol. 2791, pp. 204\u2013218. Springer, Heidelberg (2004). https:\/\/doi.org\/10.1007\/978-3-540-40903-8_17"},{"key":"6_CR25","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/978-1-4757-5854-2_5","volume-title":"Mixed-Mode Simulation and Analog Multilevel Simulation","author":"R Saleh","year":"1994","unstructured":"Saleh, R., Jou, S.J., Newton, A.R.: Gate-level simulation. In: Saleh, R., Jou, S.J., Newton, A.R. (eds.) Mixed-Mode Simulation and Analog Multilevel Simulation, pp. 123\u2013152. Springer, Heidelberg (1994). https:\/\/doi.org\/10.1007\/978-1-4757-5854-2_5"},{"key":"6_CR26","unstructured":"Shift Registers and Counters (2014). https:\/\/computing.ece.vt.edu\/Li-aB\/Microelectronic%20Systems\/Lectures\/Digital%20Logic\/pdf\/Shift%20register-s.pdf"},{"issue":"2","key":"6_CR27","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1109\/TCAD.2017.2705049","volume":"37","author":"S Shiraz","year":"2018","unstructured":"Shiraz, S., Hasan, O.: A library for combinational circuit verification using the hol theorem prover. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 37(2), 512\u2013516 (2018)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"6_CR28","unstructured":"Takan, S., Guler, B., Ayav, T.: Model checker-based delay fault testing of sequential circuits. In: Architecture of Computing Systems, pp. 1\u20137. VDE (2015)"},{"issue":"3","key":"6_CR29","doi-asserted-by":"publisher","first-page":"1136","DOI":"10.1109\/TIFS.2011.2157341","volume":"6","author":"S Wei","year":"2011","unstructured":"Wei, S., Meguerdichian, S., Potkonjak, M.: Malicious circuitry detection using thermal conditioning. IEEE Trans. Inf. Forensics Secur. 6(3), 1136\u20131145 (2011)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"6_CR30","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"NH Weste","year":"2015","unstructured":"Weste, N.H., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective. Pearson Education, London (2015)"}],"container-title":["Communications in Computer and Information Science","Formal Techniques for Safety-Critical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-12988-0_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,11]],"date-time":"2022-09-11T06:16:50Z","timestamp":1662877010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-12988-0_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030129873","9783030129880"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-12988-0_6","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"2 February 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"FTSCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Formal Techniques for Safety-Critical Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Gold Coast, QLD","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Australia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 November 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 November 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ftscs2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.ftscs.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"22","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"10","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}